Delay-power efficient VLSI architecture design for robust proportionate adaptive filter

Gangadharaiah Soralamavu Lakshmaiah, Chikkajala Krishnappa Narayanappa, Divya Muddenahalli Narasimhaiah, Munivenkatappa Nagabhushanam, Nuthan Prasad Venkatesh, Bhanu Darshan Srinivas Shobhavathi


This paper proposes the robust proportionate adaptive filtering algorithms and their respective efficient very large-scale integration (VLSI) architectures for sparse system identification under impulsive noise, several types of algorithms are combined to obtain optimum results. Here, we rendered a relative analysis on these algorithms and the algorithms are mapped on to the hardware to show that the improvement is obtained with respect to convergence rate and hardware complexity of VLSI architectures and has negligible hardware overhead with improved robustness. Good performance and convergence rate is obtained by combining the delayed μ-law proportionate (DMP) and least mean logarithmic square (LMLS) algorithms i.e. delayed µ-law proportionate least mean logarithmic square (DMP LMLS). Robust proportionate adaptive filter is coded in system verilog and synthesized using cadence genus compiler with 90 nm technology library.


Impulsive noise; Proportionate adaptive filter; Sparse system identification; VLSI architecture;

Full Text:




  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

shopify stats IJEECS visitor statistics