Capacitance study of integrated circuits matrix interconnects

Ahcene Lakhlef, Arezki Benfdila, Lounas Belhimer

Abstract


Propagation delays and couplings between nearby lines affect the circuit performances (speed, power consumption) and operations. Propagation delays in longer lines can become critical compared to the clock frequency and can induce unwanted signals in neighboring lines ("crosstalk" phenomenon). Induced line capacitances can induce parasitic signals. Hence characterizing of these capacitances is of paramount importance. The present work deals with the analysis of capacitance of a multilayer conductor interconnect aiming for their possible exact extraction. We used three topologies of a microstrip conductor interconnects and identified the potential distributor and then computed the capacitance and inductance matrix using a finite element method. The first analysis dealt with parallel microstrip conductors and the second with two levels (plan) of a microstrip conductors the results are compared to those obtained by other methods and found quite encouraging.

Keywords


Interconnects; Multiconductor; Capacitance; Inductance; Integrated Circuits

Full Text:

PDF


DOI: http://doi.org/10.11591/ijeecs.v22.i2.pp1156-1164

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Indonesian Journal of Electrical Engineering and Computer Science (IJEECS)
p-ISSN: 2502-4752, e-ISSN: 2502-4760
This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).

shopify stats IJEECS visitor statistics