Design of ECC Controller and its Validation Based on FPGA

Cao Yan, Du Lixia, Wang Zhengyu

Abstract


ECC is an advanced technology for memory error detection and correction, which is used to support high reliability of computers. It is widely used in sever memory while it can detect 2-bit error and correct 1-bit error. This paper introduces the ECC algorithm, then discusses the more general correction coding mathematics, realizing it by programming with VHDL. After finishing these parts, a debug experiment is executed on the Altera Stratix IV family FPGA. Finally, the paper analyzes the simulation results and gives some suggestions for improving the performance of ECC controllers.

Full Text:

PDF


DOI: http://doi.org/10.11591/ijeecs.v12.i10.pp7253-7261
Total views : 51 times

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

shopify stats IJEECS visitor statistics