Efficient TCAM design based on dual port SRAM on FPGA

Triet Nguyen, Kiet Ngo, Nguyen Trinh, Bao Bui, Linh Tran, Hoang Trang

Abstract


Ternary content addressable memory (TCAM) is a memory that allows high speed searching for data. Not only it is acknowledged as associative memory/storage but also TCAM can compare input searching content (key) against a collection of accumulated data and return the matching address which compatible with this input search data. SRAM-based TCAM utilizes and allocates blocks RAM to perform application of TCAM on FPGA hardware. This paper presents a design of 480 × 104 bit SRAM - based TCAM on Altera Cyclone IV FPGA. Our design achieved lookup rate over 150 millions input search data and update speed at 75 million rules per second. The architecture is configurable, allowing various performance trade-offs to be exploited for different ruleset characteristics.

Keywords


Algorithmic TCAM; FPGA TCAM; On-chip memory TCAM; RAM-based TCAM; Search engine



DOI: http://doi.org/10.11591/ijeecs.v22.i1.pp%25p
Total views : 19 times

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

shopify stats IJEECS visitor statistics