DES encryption and decryption algorithm implementation based on FPGA
Abstract
Keywords
References
K. V. R. Kumar, “Analysis & Implementation of DES using FPGA Symmetric Encryption,” vol. 4, no. 1, pp. 14–22, 2016.
F. H. Khan, R. Shams, A. Hasan, and N. Hasan, “Implementation of Data Encryption Standard ( DES ) on FPGA,” J. Comput. Sci. Newports Inst. Commun. Econ., vol. 5, no. April, pp. 47–59, 2016.
A. J. Elbirt and C. Paar, “An FPGA implementation and performance evaluation of the Serpent block cipher,” pp. 33–40, 2004.
M. M. and J. V. McCanny, “New wideband/dualband CMOS LC voltage- controlled oscillator,” Comput. Eng., vol. 152, no. 3, pp. 189–209, 2005.
and A. D.-P. Nazar A. Saqib, Francisco Rodr´ıguez-Henriquez, “A compact and efficient fpga implementation of the DES algorithm,” … Investig. y …, 2004.
E. A. M. H. K. M. A. Abd El-Latif, H. F. A. Hamed, “FPGA Implementation of the Pipelined Data Encryption Standard ( DES ) Based on Variable Time Data Permutation,” no. 2, pp. 298–302.
S. B. Soufiane Oukili, “High throughput FPGA implementation of data encryption standard with time variable sub-keys,” Int. J. Electr. Comput. Eng., vol. 6, no. 1, pp. 298–306, 2016.
S. Oukili and S. Bri, “FPGA implementation of Data Encryption Standard using time variable permutations,” Proc. Int. Conf. Microelectron. ICM, vol. 2016–March, pp. 126–129, 2016.
N. N. Qaqos, “Efficient Hardware Implementation of the Pipelined DES Encryption Algorithm Using FPGA,” pp. 3–11, 2013.
W. STALLINGS, CRYPTOGRAPHY AND NETWORK SECURITY PRINCIPLES AND PRACTICE. 2007.
Behrouz Forouzan, “Cryptography and Network Security.” 2007.
Santhosh Kumar, B., & Swamy, K. A. (2016). FPGA Implementation of a Nakagami-m fading channel Simulator using Random Number Generator. Indonesian Journal of Electrical Engineering and Computer Science, 4(1), 133-140.
DOI: http://doi.org/10.11591/ijeecs.v18.i2.pp%25p

Refbacks
- There are currently no refbacks.

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.