DES encryption and decryption algorithm implementation based on FPGA

Subhi R. M. Zeebaree


Nowadays there is a lot of importance given to data security on the internet. The DES is one of the most preferred block cipher encryption/decryption procedures used at present. This paper presents a high throughput reconfigurable hardware implementation of DES Encryption algorithm. This achieved by using a new proposed implementation of the DES algorithm using pipelined concept.  The implementation of the proposed design is presented by using Spartan-3E (XC3S500E) family FPGAs and is one of the fastest hardware implementations with much greater security. At a clock frequency of 167.448MHz for encryption and 167.870MHz for decryption, it can encrypt or decrypt data blocks at a rate of 10688Mbps.


Cryptography,DES Algorithm,FPGAs,VHDL,Block cipher


K. V. R. Kumar, “Analysis & Implementation of DES using FPGA Symmetric Encryption,” vol. 4, no. 1, pp. 14–22, 2016.

F. H. Khan, R. Shams, A. Hasan, and N. Hasan, “Implementation of Data Encryption Standard ( DES ) on FPGA,” J. Comput. Sci. Newports Inst. Commun. Econ., vol. 5, no. April, pp. 47–59, 2016.

A. J. Elbirt and C. Paar, “An FPGA implementation and performance evaluation of the Serpent block cipher,” pp. 33–40, 2004.

M. M. and J. V. McCanny, “New wideband/dualband CMOS LC voltage- controlled oscillator,” Comput. Eng., vol. 152, no. 3, pp. 189–209, 2005.

and A. D.-P. Nazar A. Saqib, Francisco Rodr´ıguez-Henriquez, “A compact and efficient fpga implementation of the DES algorithm,” … Investig. y …, 2004.

E. A. M. H. K. M. A. Abd El-Latif, H. F. A. Hamed, “FPGA Implementation of the Pipelined Data Encryption Standard ( DES ) Based on Variable Time Data Permutation,” no. 2, pp. 298–302.

S. B. Soufiane Oukili, “High throughput FPGA implementation of data encryption standard with time variable sub-keys,” Int. J. Electr. Comput. Eng., vol. 6, no. 1, pp. 298–306, 2016.

S. Oukili and S. Bri, “FPGA implementation of Data Encryption Standard using time variable permutations,” Proc. Int. Conf. Microelectron. ICM, vol. 2016–March, pp. 126–129, 2016.

N. N. Qaqos, “Efficient Hardware Implementation of the Pipelined DES Encryption Algorithm Using FPGA,” pp. 3–11, 2013.


Behrouz Forouzan, “Cryptography and Network Security.” 2007.

Santhosh Kumar, B., & Swamy, K. A. (2016). FPGA Implementation of a Nakagami-m fading channel Simulator using Random Number Generator. Indonesian Journal of Electrical Engineering and Computer Science, 4(1), 133-140.

Total views : 24 times


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.

shopify stats IJEECS visitor statistics