3D Double Gate FinFET Construction of 30 nm Technology Node Impact Towards Short Channel Effect

Ameer F. Roslan, F. Salehuddin, A.S. M.Zain, K.E. Kaharudin, H. Hazura, A.R Hanim, S. K Idris, B.Z. Zarina, Afifah Maheran A.H

Abstract


This paper presents an investigation on properties of Double Gate FinFET (DGFinFET) and impact of physical properties of FinFET towards short channel effects (SCEs) for 30 nm device, where depletion-layer widths of the source-drain corresponds to the channel length aside from constant fin height (HFIN) and the fin thickness (TFIN). Virtual fabrication process of 3-dimensional (3D) design is applied throughout the study and its electrical characterization is employed and substantial is shown towards the FinFET design whereby in terms of the ratio of drive current against the leakage current (ION/IOFF ratio) at 563138.35 compared to prediction made by the International Technology Roadmap Semiconductor (ITRS) 2013. Conclusively, the incremental in ratio has fulfilled the desired in incremental on the drive current as well as reductions of the leakage current. Threshold voltage (VTH) meanwhile has also achieved the nominal requirement predicted by the International Technology Roadmap Semiconductor (ITRS) 2013 for which is at 0.676±12.7% V. The ION , IOFF and VTH obtained from the device has proved to meet the minimum requirement by ITRS 2013 for low performance Multi-Gate technology.


Keywords


MOSFET; Multi Gate; Double-Gate FinFET; Short Channel Effects.

Full Text:

PDF


DOI: http://doi.org/10.11591/ijeecs.v12.i3.pp1358-1365
Total views : 197 times

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.

shopify stats IJEECS visitor statistics