Dual Two-level Inverter for DTC SVPWM fed Induction Motor Drive

**Hayder Ali Mohamed1 Hanan Mikhael D.Habbi1**

1 Electrical Engineering Department ,University of Baghdad ,Baghdad, Iraq*.*

|  |  |  |
| --- | --- | --- |
| **Article Info** |  | **ABSTRACT**  |
| ***Article history:***Received Apr 17, 2019Revised Jul 22, 2019Accepted Aug 3, 2019 |  | This paper presents the minimization of the total harmonic distortion (THD) of the current signal for open-end winding induction motor by using dual two-level inverter. In order to obtain a good value of THD, the space vector PWM has been used for switching the dual two-level inverter to improve the output voltage quality, gets a low common mode voltage, reduce the execution time, and to save the memory capacity. All simulation results are obtained using Matlab /Simulink. |
| ***Keywords:***THDDual InverterSVPWMOEWIM  |
| *Copyright © 2019 Institute of Advanced Engineering and Science. All rights reserved.* |
| ***Corresponding Author:***Hayder Ali Mohamed, Electrical Engineering Departement,University of Baghdad, Al-Jadriya, Baghdad, Iraq .Email: haider\_ali23@yahoo.com |

1. **INTRODUCTION**

3-phase AC induction motor are widely used in industry. It was designed to work under constant speed and need an extra device to change its speed.

An inverter fed motor drive system has been vastly utilize in industry applications, especially on the last decade when a various type of switches became available and could easily gotten. power losses (total conversion losses) of inverter should be considered. PWM losses are caused by harmonic distortion of the current and voltage waveform [1].

 Harmonic distortions are the rate of ripple from a fundamental waveform. That can be happened due to variations in load impedance or nonlinear magnetizing current. By using converters AC is converted to DC or vice versa based on work requirement. Due to this process harmonics will produced on the current waveform these harmonics will produce harmonic on voltage waveform. The lower order harmonics (LOH) have a strong impact on the fundamental waveform. the even harmonics are eliminated due to the symmetry of waveform along axes [2].

 The output current of 3-phase inverter has a huge THD higher than 33% [3]. THD should be minimized to be suitable with the permissible limits setting in most of IEEE harmonic limitation standards [4, 5].

In addition to PWM, there are many other methods are used to reduce THD [6]. The multimate sampling technique is applied for a 3-level carrier SVPWM of IM drive in order to reduce the torque ripple. It employed multirate sampling times for data capturing, control and estimation of flux, torque and speed signals. Whilst the other methods have been used the multilevel inverter which get lower harmonic distortion than two level inverter, but the switching losses is increased due to the increase of number of switching as well as the number of DC flying capacitor and clamping diodes are increased. To solve these problems, the dual inverter (two two-level inverter) [7, 8] is implemented instead of multilevel inverter. This Dual inverter improves the problems of multilevel inverter, such as it does not require the neutral point clamping diodes and has a simple power circuit compared to the conventional three-level inverter [9-12]. It can be also observed that the two two-level inverter was derived from 3-level cascade H-bridge inverter, in both states it is utilized to minimize the number of required components [13]. However, the proposed scheme uses two different DC voltage source with two two level inverter besides that the number of components are less.

1. **RESEARCH METHOD**

**Three phase inverters**

The inverters are used to convert the DC voltage into AC voltage with controlled voltage and frequency. The waveform of the output voltage depends on the switching states of the six switches. Many applications of inverters face three major requirements and limitations. The harmonic contents, the switching frequency, and the best utilization of dc link voltage. In general, drive systems with low harmonic contents are better than that with high harmonic contents. High switching frequency usually improves the quality of the motor currents and consequently the whole performance of the drive system. However, high switching frequency leads to more switching losses in the inverter switches. Also, high switching frequency is limited by the switching capability and dead time of the switches [14]. The best utilization of the dc link voltage depends on the applied technique of switching. A three phase two-level inverters voltage source inverter (VSI) configuration is shown in **Figure1**.



**Figure 1.** Three phase inverter configuration

**Dual two-level inverter fed open-end induction motor**

Dual two-level inverter is a type of multilevel inverters. The topology of this inverter, as shown in **Figure 2**, is implemented by cascading two standard 3-phase inverters with a six-wire open-end load in between. It is equivalent to a 3-level 3- phase converter which will require three insulated sources if it is implemented as cascade H-bridge.



**Figure 2:** Dual Two-Level Inverter fed open-end winding induction motor with deferent DC source

In this way, the required insulated sources are only two. Moreover, the converter is composed by wide commercialized and very reliable parts which make its implementation quite easy. It is well suited for automotive applications in which splitting the batteries bank is possible.

Dual two-level inverter consists of two standard 3-phase 2-level inverters with AC sides connected to the same 3-phase open-end 6-wire induction motor and the DC sides connected to two different voltage sources. It could be said that the dual 2-level inverter is a derivation of the 3-level cascade H-bridge like standard 3-phase inverter is for the single-phase converter: in both cases the strong bond among the phases is exploited to reduce the number of required components. Moreover, in **Figure3** two topologies exploiting one single source are shown. In **Figure 3-a** the series configuration is obtained splitting the single source through the two capacitors feeding the inverters. Similarly, the parallel connection in **Figure3-b** has DC busses parallel connected to the same source.

****

**Figure 3:** Dual 2-level inverter with one source. a) Series configuration; b) Parallel configuration

Independently of the configuration, this converter is implemented using two standard 3-phase inverters. The advantage of this choice is the great availability and the high reliability of the components because they are standards wide commercialized.

**SPACE VECTOR MODULATION**

Space vector pulse-width modulation (SVPWM) is the most important PWM technique in motor drives because of excellent steady-state and dynamic performances.

In SVM technique, the combined effect of three phases is considered as one vector [15-16].

**REALIZATION OF SVM**

Realization of SVM involves

Step 1: Determination of Vd, Vq, Vref and angle (θ)

Step 2: Determination of time duration *To*, *Ta*, and *Tb*

Step 3: Determination of the switching time of each transistor.

Firstly three phases (*abc*) are converted into two phases (*dq*) for simplicity, and its obtained using Park’s transformation. .

 Here three phase voltages are defined as ,,  can be represented uniquely by a rotating vector,

 ……………………...…. (1)

where,



Three phase frames are converted into two phase frames using any transformation technique.

…………..…….…(2)

The orthogonal two-phase system is given as (*Vd, Vq*):

………...……………………… ……………...(3)



Where:

= reference voltage

, and 



The angle between *Vd* and *Vref* (or *Vdq* ) is calculated as:



In a three-phase system, the vector representation is achieved by the transformation given in **Figure4**. the reference vector as a combination of adjacent vectors at sector 1 is shown in **Figure 5.**

.

**Figure 4:** Relation between Stationary frames and *dq* frames



**Figure 5**: Reference vector as a combination of adjacent vectors at sector 1

Switching time duration at any sector is calculated as:

**

Where *MI* represent the value of modulation index


The modulation index (MI) and switching frequency (sampling frequency ) have impact on total distortion and losses.

The SVPWM sequence of pulses contains a useful base frequency and abundant high frequency harmonics. The set of high frequency harmonics are located nearby the carrier frequency and its multiples. Nowadays, 2-20 kHz switching frequencies are common [17]. The high switching frequency improves the harmonic spectrum by drifting the harmonics toward higher order, but this will increase the switching losses when conventional PWM is used.

The SVPWM technique satisfies the requirements for the minimization of switching frequency used with optimal switching losses [18].

The signal generation of space vector is compared to the triangular waveform to generate three PWM pulses to which NOT gates are given to get the other three pulses. The control signal of space vector PWM is given in **Figure6**.



**Figure 6:** generating pulses in space vector PWM.

The carrier frequency (fc) used in our proposed system is 5 KHZ ,but in **Figure 6** the user fc is 1 KHZ to clarify how to compare the SVM signal with the carrier signal to get pulses.

It’s clear that in SVM there are only eight possible switching combinations for a three-phase inverter and those patterns are briefed as shown in Table 1.

**Table 1．** Switching patterns and voltage of SVM

**Block diagram of SVPWM fed induction motor drive**

The proposed technique is to reduce the total harmonic distortion in to allowable value. The total system comprises of a SVM pulse generator, inverter circuit and an induction motor load.

**Figure7** illustrates the block diagram of a single inverter when connected to a load.



**Figure 7:** Block diagram of the system

The three-phase inverter has six power switches S1 to S6 and are controlled by switching variables aa', bb', cc' as shown in **Figure 1**. When an upper transistor is switched on, i.e., when a, b or c is 1, the corresponding lower transistor is switched off, i.e., the corresponding a′, b′ or c′ is 0.Therefore, the on and off states of the upper transistors S1, S3 and S5 can be used to determine the output voltage. The output voltage is measured and is given to the SVM controller. The control circuit regulates the output voltage. The SVM treats the sinusoidal voltage as a constant amplitude vector rotating at constant frequency. SVPWM technique approximates the reference voltage Vref by a combination of the eight switching patterns (V0 to V7). Three-phase voltage vector is transformed into a vector in the stationary d-q coordinate frame. The vectors (V1 to V6) divide the plane into six sectors (each sector: 60 degrees). Vref is generated by two adjacent non-zero vectors and two zero vectors.

The combined space vector diagram of Dual-inverter fed open-end configuration is similar to a three-level NPC inverter with 19 distinct voltage vectors out of the total 27 switching states. Among these 19 voltage vectors 7 of them does not contribute any CMV across the machine phase windings as shown in **Figure8**. The two inverters are modulated using SVPWM strategy such that CMV of both inverters are equal and CMV across machine windings is zero.

**

**Figure 8:** Combined Space vector diagram of Dual inverter

**OEW induction motor**

Open-end winding induction machine is obtained by opening the neutral point of conventional star connected induction machine which results in six terminals instead of three and requires two standard two-level inverter on either sides of the machine as shown in **Figure9**. The pole voltages at the two sets of machine terminals are defined as the average of the pole voltages as:

****





From the difference of phase voltages, the common-mode voltage can be written as (7) and phase voltages of OEWIM are given by (8).





The conventional d-q model of a normal 3-phase induction motor is modified to compute the motor phase current of the open-end winding induction motor drive as shown in **Figure9**. The inputs for this model are the PWM signals of the individual inverters and their DC link voltages. The pole voltages of the individual inverters are then computed. Subtracting the pole voltages of inverter-2 from those of inverter-1, the difference of pole voltages is obtained and supplied to the conventional d-q model of induction motor to compute motor phase currents. Inverter is modeled using the basic output voltage equations [19-20]. Also it is necessary to know in which sector the reference output lies in order to determine the switching time and sequence. The angle of the reference vector can be used to determine the sector as shown in **Table 2**. Dynamic model of induction motor is implemented in MATLAB to study the transient as well as steady state behavior of the drive system. **Table 2** shows the determination the switching sector.



**Figure 9:** d-q model of an open-end winding induction motor

**Table 2**． determination the sectors

|  |  |
| --- | --- |
| sector | degree |
| 1 | 0< *Ɵ* ≤60 |
| 2 | 60<  *Ɵ* ≤120 |
| 3 | 120< *Ɵ* ≤180 |
| 4 | 180< *Ɵ*  ≤240 |
| 5 | 240<  *Ɵ* ≤300 |
| 6 | 300< *Ɵ* ≤360 |

1. **RESULTS AND DISCUSSION**

The Matlab/ simulink of SVPWM is shown in **Figure10 (a and b)**



a)



b)

**Figure 10:** SVPWM Simulink, a) main model, b) subsystem.

As shown in **Figure (10-a) and (10-b)** the model was done by mixing MATLAB m-file and Simulink model .The output of the subsystem (duty)is the SVM signal **Figure 6** which later will compare with triangular waveform to generate pulses as clear in the main model **Figure10.**

The induction motor waveforms and the THD of input current will be as shown in **Figure(11-a and 11-b)**.

a)



b)

**Figure 11:** a)the performance of induction motor ,b) (THD)*i*

It can be cleared that the THD*i*=6.07% which is a quite high value, it is unacceptable value. Therefore, it proposed to use dual two-level inverter based on SVPWM with a suitable connection as shown in **Figure12**.



**Figure 12:** dual two-level inverter with SVPWM fed OEW induction motor Simulink.

The results of this model and THD*i* are shown in **Figure (13-a, 13-b).**





**Figure 13:** simulation results of OEW induction motor, a) output performance, b) (THD)*i*.

It can be observed from **Figure 13** that the THD*i* =0.39% and this is an acceptable value and gives a good performance with low distortion.

**Conclusion**

This paper utilizes space vector PWM to control the switching devices of the dual two-level inverter of the open-end winding induction motor. It concludes that the total harmonic distortion for the current signal has an appropriate value of 0.39%. Therefore, the quality of the current signal is improved. In addition, the SVPWM reduces the controller execution time and also it saves the required memory capacity.

1.

**REFERENCES**

1. Hyun-Sam Jung, Chae-Eun Hwang, Hyeon-Sik Kim, Seung-Ki Sul, An Hee-Won, Hyunjae Yoo, "Minimum Torque Ripple Pulse Width Modulation With Reduced Switching Frequency for Medium-Voltage Motor Drive", Industry Applications IEEE Transactions on, vol. 54, no. 4, pp. 3315-3325, 2018.
2. G. Salunkhe, A. M. Sapkal, “Reduction of Harmonics in Induction Motor Drive Using Harmonic Injection Method,” IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), 2016.
3. A. M. Eltamaly, “Harmonic injection scheme for harmonic reduction of three-phase controlled converters”. *IET Power Electron*, Vol. 11 Iss. 1, pp. 110-119, 2018.
4. I. E. C. Standard 61000-3-2:2004: ‘Limits for harmonic current emissions’, International Electromechanical Commission, Geneva, 2004.
5. IEEE Std 519-2014: ‘IEEE recommended practices and requirements for harmonic control in electrical power systems’, IEEE-SA Standards Board, STD98587, 2014.
6. J. Jeyashanthi, V. Hemamaheswari, G.LakshmiThilagam, and G. Loganayaki, “ A Novel Approach for A Multirate 3 Level Carrier SVM of DTC Based IM Drive”, International Conference on Recent Advancements in Electrical, Electronics and Control Engineering, 15-17 Dec. 2011.
7. J. Faiz, and A. Ghasemi, “A new method for estimation of losses in inverter-fed induction machines including electrical insulation losses”, IEEE International Power Electronics and Motion Control Conference (PEMC), pp.569-573, 2016.
8. P. Sanjeev and S. Jain, “Analysis of conduction and switching losses in two level inverter for low power applications”, Annual IEEE India Conference (INDICON), pp. 1–6, Dec. 2013.
9. Kumar, K.V.P., Vinay, T.: ‘Predictive torque control of open-end winding induction motor drive fed with multi-level inversion using two two-level inverters’, IET Electr. Power Appl, 12, (1), pp. 54–62, 2018.
10. M. R. Baiju, K. K. Mohapatra*,* R. S. Kanchan*,* K. Gopakumar*,* “A Dual Two-Level Inverter Scheme With Common Mode Voltage Elimination for an Induction Motor Drive” IEEE TRANSACTIONS ON POWER ELECTRONICS,2004, VOL. 19, NO. 3, pp.794-805,2004.
11. M. Sujatha, A.K. Parvathy “Improved reliable multilevel inverter for renewable energy systems”. Indonesian Journal of Electrical Engineering and Computer Science Vol. 14, No. 3, pp. 1141-1147, June 2019.
12. M. Rasheed, R. Omar , M. Sulaiman , W. A. Halim.” A modified cascaded h-bridge multilevel inverter based on particle swarm optimisation (PSO) technique”. Indonesian Journal of Electrical Engineering and Computer Science. Vol. 16, No. 1, pp. 41-51, October 2019.
13. T-T. Nguyen.” The multilevel inverter with clamped-diode”. Indonesian Journal of Electrical Engineering and Computer Science. Vol. 14, No. 3, pp. 1189-1195, June 2019.
14. Lega A. Multilevel converters: dual two-level inverter scheme. PhD thesis, University of Bologna; Italy,2007.
15. D.-H. Lee and J.-W. Ahn, “A simple and direct dead-time effect compensation scheme in pwm-vsi,” IEEE Trans. Ind. Appl., vol. 50, no. 5, pp. 3017–3025, Sept 2014.
16. Jena, S. P., & Rout, K. C. “Comparative Analysis of Harmonic Reduction of VSI Fed Induction Motor Using SVPWM and Sinusoidal PWM”. 2nd International Conference on Trends in Electronics and Informatics (ICOEI). 2018.
17. Mishra, I., Singh, M., & Roy, D. “Comparative Evaluation of Different Pulse Width Modulation Techniques on VSI Fed Three Phase Induction Motor”. Recent Advances on Engineering, Technology and Computational Sciences (RAETCS). 2018.
18. Huang, Yingliang, et al. "PWM Frequency Voltage Noise Cancellation in Three-Phase VSI Using the Novel SVPWM Strategy." IEEE Transactions on Power Electronics vol.31 PP.99 NO.6, June 2017.
19. Phuong Hue Tran.” Matlab/simulink implementation and analysis of three pulse-width-modulation (pwm) techniques”. Master of Science, Boise State University.2012.
20. Bimal K.Bose, ”Modern Power Electronics and AC Drives”, PHI Learning Private Limited, New Delhi-110001, 2009.

**BIOGRAPHIES OF AUTHORS**

|  |  |
| --- | --- |
| First author’sPhoto (3x4cm) | Hayder ali MohamedBSc. from Al\_mustansiriyah Univerrsity/ Electrical Engineering Department ( 2006-2010)MSc student in University of Baghdad from 2017 until now. |
| Second author’s photo(3x4cm) | Hanan Mikhael Dawood Habbi received the B.Sc. and M.Sc. degrees in electrical engineering from Baghdad University, Engineering Collage, Baghdad, Iraq, in 1990 and 1997 respectively. She received her PhD in Mechatronics and Automation Engineering from Shanghai University, Shanghai, China, in 2011.From 1990 to 1996, she was with the Electrical engineering department, Baghdad University as an assistance engineer. Since 1998, she has been as assistance professor at Baghdad University, Baghdad, Iraq. Her research interest includes sensorless position and speed estimation technologies for machine drives, other areas of interest include power electronics, and high-performance ac drives control. |