

Low-power high-speed FinFET DRAM array using sleep transistors

N Praveena¹, N Shylashree²

¹Department of Electronics and Communication Engineering, RV College of Engineering, Bengaluru, Affiliated to VTU, Belagavi, India

²Department of Electronics and Communication Engineering, R V College of Engineering, Bengaluru, India

Article Info

Article history:

Received Oct 11, 2024

Revised Apr 27, 2026

Accepted Jun 28, 2026

Keywords:

2T-DRAM

3T-DRAM

DRAM

FinFET

Power delay

ABSTRACT

Dynamic random-access memory (DRAM) is a fundamental memory technology widely employed in modern digital systems because of its high storage density and simple cell structure. However, conventional DRAM cells suffer from considerable power dissipation and propagation delay, which limit their suitability for high-speed and low-power applications. This paper presents three novel FinFET-based DRAM architectures incorporating sleep transistor techniques to reduce power consumption while improving operating speed. The proposed designs include a 2T-DRAM with sleep transistors and two configurations of 3T-DRAM with sleep transistors. The FinFET technology enhances switching performance and reduces propagation delay, whereas the sleep transistor technique effectively suppresses leakage, dynamic, and short-circuit power during memory operations. The proposed DRAM cells are designed and evaluated using the cadence virtuoso analog design environment. Simulation results demonstrate significant improvements over conventional DRAM architectures. The proposed 2T-DRAM achieves a 66% reduction in write delay, while the proposed 3T-DRAM achieves up to a 98% reduction in read delay. Furthermore, write power consumption is reduced by 56.8%, 63.02%, and 99.6% for the 2T, 3T-B, and 3T-C configurations, respectively. During read operations, power consumption is reduced by 99.8%, 99.5%, and 99.8%, respectively. These results demonstrate that the proposed FinFET DRAM architectures provide an effective solution for high-speed, low-power embedded memory applications.

This is an open access article under the [CC BY-SA](#) license.



Corresponding Author:

N Shylashree

Department of Electronics and Communication Engineering, R V College of Engineering

Bengaluru, Affiliated to VTU

Bengaluru, India

Email: shylashreen@rvce.edu.in

1. INTRODUCTION

Memory is one of the fundamental components of modern digital systems, enabling data storage and processing in applications ranging from portable consumer electronics to high-performance computing, cloud servers, artificial intelligence, and defense systems [1]–[3]. The rapid advancement of these technologies has substantially increased the demand for memory architectures that simultaneously provide high speed, low power consumption, and compact silicon area. Consequently, optimizing the power-performance-area (PPA) characteristics of memory circuits has become one of the major challenges in contemporary very large-scale integration (VLSI) design [4]. Among semiconductor memories, dynamic random-access memory (DRAM) is widely employed because of its simple cell structure, high storage density, and low fabrication cost [5], [6]. Unlike static random-access memory (SRAM), DRAM requires fewer transistors per memory cell, allowing

significantly higher memory capacity within the same chip area [7]. However, DRAM stores binary information as electrical charge in a storage capacitor, making it a volatile memory that requires periodic refresh operations to compensate for charge leakage [8].

As CMOS technology continues to scale into deep nanometer technologies, leakage current, propagation delay, and power dissipation have become critical challenges that limit the performance and energy efficiency of conventional DRAM architectures [9], [10]. Several approaches have been proposed to reduce DRAM power consumption while maintaining high operating speed. Low-power design techniques, including sleep transistors and power-gating methods, have proven effective in suppressing standby leakage current by disconnecting inactive memory cells from the power supply [11]–[13]. These approaches significantly reduce static power consumption without requiring major modifications to the memory architecture. Nevertheless, leakage reduction techniques alone are insufficient to overcome the performance degradation associated with aggressive complementary metal-oxide-semiconductor (CMOS) technology scaling. To address these limitations, fin field-effect transistor (FinFET) technology has emerged as an attractive alternative to conventional planar MOSFETs for advanced technology nodes below 22 nm [14]–[17]. Owing to its three-dimensional gate structure, FinFET provides superior electrostatic control over the channel, effectively suppressing short-channel effects, reducing leakage current, and improving process variation tolerance [18]. In addition, FinFET devices exhibit higher drive current, lower propagation delay, improved write/read stability, and reduced power-delay product compared with conventional CMOS technology [19]–[21]. These characteristics make FinFET technology particularly suitable for implementing next-generation low-power and high-speed memory circuits [22]. Recent studies have investigated various DRAM architectures based on FinFET devices, low-transistor-count memory cells, and leakage reduction techniques [23]–[27]. Although these approaches have demonstrated improvements in either power efficiency or operating speed, most studies focus on a single optimization strategy. The combined advantages of FinFET technology and sleep transistor-based power gating have not been fully explored for low-transistor-count DRAM cells [28]. Furthermore, comprehensive evaluations of multiple FinFET DRAM configurations under identical design conditions remain limited [29], [30].

To address these research gaps, this paper proposes three novel FinFET-based DRAM architectures incorporating sleep transistor techniques, namely a 2T-DRAM with sleep transistors and two different configurations of 3T-DRAM with sleep transistors. The proposed designs combine the superior switching characteristics of FinFET devices with power-gating mechanisms to reduce leakage, dynamic, and short-circuit power while improving read and write performance. The proposed memory cells are designed and analyzed using the cadence virtuoso analog design environment. Simulation results demonstrate substantial reductions in propagation delay and power consumption, indicating that the proposed architectures provide an effective solution for future high-speed, low-power embedded memory and VLSI applications.

2. OPERATING PRINCIPLE OF FINFET DRAM CELLS

2.1. Operating principle of conventional 2T FinFET DRAM cell

The conventional 2T FinFET DRAM cell is illustrated in Figure 1. It consists of two FinFET transistors and one storage capacitor for storing a single bit of information. The cell operates in two modes: write and read. During the write operation, the write word line (WWL) is activated, allowing the data on the write bit line (WBL) to charge or discharge the storage capacitor according to the input logic level. A charged capacitor represents logic '1', whereas a discharged capacitor represents logic '0'. During the read operation, the write path is disabled and the read word line (RWL) is enabled. The stored charge controls the conduction state of the read transistor, thereby producing the corresponding logic level at the read bit line (RBL). Since the stored charge gradually leaks through parasitic leakage currents, periodic refresh operations are required to preserve the stored data.

2.2. Operating principle of conventional 3T FinFET DRAM cell

The conventional 3T FinFET DRAM cell is shown in Figure 2. The circuit consists of three FinFET transistors and one storage capacitor. Compared with the 2T structure, the additional transistor provides an independent read path, thereby improving read stability and minimizing disturbance to the stored data. During the write operation, the WWL is asserted while the RWL remains inactive. The input data applied to the WBL charges or discharges the storage capacitor, representing logic '1' or logic '0', respectively. During the read operation, WWL is deactivated and RWL is enabled. The voltage stored in the capacitor controls the read transistor, allowing the stored data to be sensed at the RBL. The separated read and write paths reduce read disturbance and improve access reliability compared with the conventional 2T DRAM cell. Nevertheless, as a dynamic memory structure, the stored charge gradually decays over time due to leakage currents, making periodic refresh operations necessary to maintain data integrity.




Figure 1. Conventional 2T-DRAM




Figure 2. Conventional 3T-DRAM

3. METHOD

3.1. Proposed design and implementation

The overall design methodology adopted in this study is illustrated in Figure 3. The proposed workflow begins with the selection of conventional 2T and 3T DRAM cells implemented using FinFET technology as the baseline architectures. Subsequently, the sleep transistor technique is incorporated into the conventional cells to reduce leakage power while preserving their operating characteristics. The modified memory cells are then designed and simulated using cadence virtuoso [31]. Finally, the proposed architectures are evaluated in terms of write delay, read delay, and power consumption, and their performance is compared with the conventional designs to determine the effectiveness of the proposed approach.




Figure 3. Flowchart of the methodology

Figure 3 presents the complete methodology adopted in this work. The primary objective is to optimize the PPA characteristics of DRAM cells. Since DRAM inherently occupies a smaller silicon area than SRAM, and technology scaling has already minimized the cell area, this work primarily focuses on reducing power consumption and improving operating speed. The proposed methodology combines FinFET technology with the sleep transistor technique. FinFET devices provide superior electrostatic control and lower propagation delay than conventional CMOS transistors, while sleep transistors significantly reduce leakage current during standby operation. The effectiveness of the proposed designs is evaluated by measuring the read delay, write delay, and average power consumption, followed by a comparative analysis with the conventional DRAM architectures.

The sleep transistor technique employed in this work is illustrated in Figure 4. A sleep transistor is a high-threshold-voltage (high-(V_T)) MOSFET that disconnects the logic circuit from the power supply during standby mode, thereby minimizing leakage current. Depending on its location, the sleep transistor can be implemented either as a header switch, using a p-type MOSFET connected between the circuit and the (V_{DD}) supply, or as a footer switch, using an n-type MOSFET connected between the circuit and ground. As shown in Figure 4, the footer-switch configuration is adopted because of its lower area overhead and effective leakage reduction. During active operation, the sleep transistor remains ON, allowing the circuit to function normally. During standby mode, it is turned OFF, effectively isolating the circuit from the power supply and significantly reducing static power dissipation without affecting normal read and write operations.




Figure 4. Block diagram depicting sleep transistor technique

As illustrated in Figure 4, the sleep approach decreases sub threshold leakage by separating the gates from the power source and ground. The sleep transistor is used between VDD and the pull-up network, as well as between GND and the pull-down network, in this approach. In idle mode, the sleep transistor switches off the circuit by shutting off the power rails, thus reducing leakage power. The sleep transistor for the pull up network is M1, whereas the sleep transistor for the pull-down network is M2. These two transistors safeguard the logic gate.

3.1.1. 2T-DRAM with sleep transistor

The novel FinFET 2T-DRAM is designed using two sleep transistors as shown in the Figure 5. The two sleep transistors – one PMOS and another NMOS receive inverted inputs so that it helps to enable the entire circuitry for the operations to be conducted. The write transistor and the capacitor which is grounded is placed between the sleep transistors. The read transistor is incorporated towards the read output. The write and read inputs are given to the write and read transistors respectively. The circuit diagram of the proposed 2T-DRAM with sleep transistors is as shown in the circuit diagram Figure 5. The inverted input for the sleep transistors is given via a NOT gate as shown. The write and read operations waveform of the proposed 2T-DRAM is shown in Figure 6 .and Figure 7 respectively.




Figure 5. Proposed 2T-DRAM with sleep transistors

The waveforms show that the write and read operations occur during the read and write enabled periods. In Figure 6 it can be seen that write operation happens only when sleep is logic high. When W is high WB is stored to the capacitor. In Figure 7 shows read operation of proposed 2T-DRAM with sleep transistors. When sleep and R is high and W is low the charge stored in capacitor is read.

Figure 8 show schematics of the proposed 2T-DRAM array. The schematic was built in cadence and the read, write and power plots were obtained for the same. This 2T-DRAM is designed with sleep transistor in a simple manner where there is the actual circuitry of the access transistor alternative to the two sleep transistors.




Figure 6. Write and read operation of proposed 2T-DRAM with sleep transistors




Figure 7. Read operation of proposed 2T-DRAM with sleep transistors




Figure 8. Schematic of proposed 2T-DRAM array with sleep transistors

The first step as discussed earlier is to enable the sleep transistors. Once the sleep transistors are enabled, the main circuitry is now enabled for the read and write operations. Now, the access transistor has to be enabled for operations. When the circuit is not in use the sleep transistors are off which prevents the leakage power. To write logic '1', or '0', W has to be driven high and R must be driven to low while the WB value is '1' or '0' respectively and the same value will be written in the storage capacitor. For read operation, the R is driven to high while W is driven to low, the value stored in capacitor is read from the output read.

3.1.2. 3T-DRAM (B) with sleep transistor

The novel FinFET 3T-DRAM design is implemented with two sleep transistors. All the transistors used are nMOS transistors. Two capacitors are used to store the write value making the current steady and the output reading more accurate. A transistor is placed between the capacitors that are grounded. The centre-most transistor is driven high during both the write and read operation. While it is turned OFF when the circuitry is not under operation. The write transistor is between the sleep transistors and the read transistor is connected to the read line. The circuit diagram of the proposed 3T-DRAM(B) with sleep transistors is as shown in the circuit diagram Figure 9.




Figure 9. Proposed 3T-DRAM (B) with sleep transistors

Figure 10 shows both read and write operation of proposed 3T-DRAM(B) with sleep transistors. For write operation the sleep and the W must be logic high. For the read operation the sleep and R must be logic high and the stored value in capacitor is read.




Figure 10. Write and read operation of proposed 3T-DRAM (B) with sleep transistors

The Figure 11 show the schematic of the proposed 3T-DRAM(B) array. This 3T-DRAM with sleep transistor is designed with two sleep transistors having the same input. The sleep transistors are enabled for the main circuitry to be enabled for the read and write operations. Now, the access transistor has to be enabled for operations. When the circuit is not in use the sleep transistors are off which prevents the leakage power. The centre-most transistor is also enabled by enabling N throughout the operations. To write logic '1', or '0', W has to be driven high and R must be driven to low while the WB value is '1' or '0' respectively and the same value will be written in the storage capacitors. For read operation, the R is driven to high while W is driven to low, the value stored in the capacitors discharge through the read capacitor and is read at the output terminal.




Figure 11. Schematic of proposed 3T-DRAM(B) array with sleep transistors

3.1.3. 3T-DRAM (C) with sleep transistors

This novel 3T-DRAM is implemented with three sleep transistors. With one pMOS transistor at the write line and five nMOS transistors. One capacitor is used to store the write value and is connected at the centre of the circuit. The ground of the capacitor is through the nMOS transistors. Unlike the previous circuits the sleep transistor is given '0' for write operation and is given '1' for read operation. The circuit diagram of the proposed 3T-DRAM(C) with sleep transistors is as shown in the circuit diagram Figure 12. The Figure.13 shows Write Operation of Proposed 3T-DRAM(C) with sleep transistors. For write operation the sleep and W is logic high and the value on WB is stored into the capacitor. The Figure14 shows read operation of proposed 3T-DRAM(C) with sleep transistors.

For read operation the sleep and R must be logic high and W must be logic low and then the value stored in the capacitor is read through the output pin. The Figures 15 show the schematic of the Proposed 3T-DRAM(C) array. The design of this 3T-DRAM with sleep transistor is done using three sleep transistors having the same input.

For write operation, the pMOS sleep transistor is enabled and the nMOS sleep transistors are disabled when the sleep transistors' gate is driven to '0'. W is made high and R is made low. The value of the WB is stored in the storage capacitor. For read operation, the pMOS sleep transistor is disabled and the nMOS sleep transistors are enabled when the sleep transistors' gate is driven to '1'. W is made low and R is made high. The value of the WB which is stored in the storage capacitor, discharges through the read transistor and read at the output terminal.

DRAMs of 4T and above were not given much attention during the selection of DRAM cells to be designed as SRAMs of 4T and above are available and preferred. 3T DRAMs have been concentrated on as we can have a single circuit for both write and read without interruption. Certain circuits of 4T-DRAM and above already exist [11], [15].




Figure 12. Proposed 3T-DRAM(C) with sleep transistors




Figure 13. Write and read operation of proposed 3T-DRAM(C) with sleep transistors




Figure 14. Read operation of proposed 3T-DRAM(C) with sleep transistors




Figure 15. Schematic of proposed 3T-DRAM(C) array with sleep transistors

4. RESULTS AND DISCUSSION

Different DRAM designs—conventional and Proposed architectures with sleep transistors configuration are all implemented. These structures were implemented in cadence virtuoso using the FinFET technology library for 18nm. Also, the simulation and verification of the DRAM designs were done in the ADE environment offered by the cadence virtuoso tool from cadence.

The Table 1 contains delay and the percentages of improvement from the existing conventional architectures to the new proposed architectures of the cells and arrays. The Table 2 gives away the power details with respect to single Cell DRAMs – existing and proposed architectures. Whereas the Table 3 gives the power results obtained for the arrays. The tables give the data regarding which different architectures have optimised delay and consumed how much of power in both read and write operations of the circuit. In almost all the power reports that are concerned with the sleep transistor configuration, the sleep signals are such that they let the circuits to be active only for the half of the entire time period for which the circuits are simulated. The tables also have the percentage decrease of power consumption while using the novel proposed architectures compared to that of the conventional circuits. The delay and power reports of the existing DRAM circuits and the proposed novel circuits have been simulated and the values noted. As verified, The Delay is improved by 66% for write operation in 2T-DRAM and 98% for read operation in 3T-DRAM(C).

The novel proposed designs compared to its conventional counterpart. The novel proposed 2T-DRAM with sleep transistors circuit offers power reduction of 56.8% during the write and up-to 99.8% during the read operation compared to its conventional counterpart. Similarly, the 3T-DRAM(B) with sleep transistors that is proposed, offers a power reduction of 63.02% during the write operation, and up-to 99.5% during the read operation, compared to its conventional counterpart. The 3T- DRAM(C) with sleep transistors, also a proposed novel 3T-DRAM(C) cell, offers up- to 99.6% of power reduction during the write operation, and up-to 99.8% of power reduction during the read operation, compared to its conventional counterpart. Thus, the novel proposed 3T-DRAM(C) is proven to be providing the improved delay for read operation and the maximum power saving compared to others. Next are 2T-DRAM and 3T-DRAM(B) which are better than the conventional 3T-DRAM

Table 1. Comparison of delay in cells and array

DRAM designs		Delay (in nsec)		Percentage of improvement (%) (w.r.t. conventional)	
		Write	Read	Write	Read
Cell	2T Conventional	38.09	0.012796		
	Proposed with sleep transistors	12.95	0.02042	-66	59.58
	3T Conventional	6.432	0.09242		
	Proposed(B) with sleep transistors	6.539	0.09273	1.66	0.34
Array	Proposed(C) with sleep transistors	19.97	0.001838	210.5	-0.98
	2T Conventional	51.02	24.73		
	proposed with sleep transistors	10.66	103.6	-79	319
	3T Conventional	11.41	18.66		
	Proposed(B) with sleep transistors	11.472	20.16	0.54	8.04
	Proposed(C) with sleep transistors	33.21	12.79	191.06	-31.46

Table 2. Comparison of power consumption in cells

DRAM cells		Power consumption (in nW)		Percentage of improvement (%) (w.r.t. conventional)	
		Write	Read	Write	Read
2T	Conventional	14920	16860		
	Proposed with sleep transistors	6432	31.48	-56.8%	-99.8%
3T	Conventional	17410	6310		
	Proposed(B) with sleep transistors	6437	31.48	-63.02%	-99.5%
	Proposed(C) with sleep transistors	68.74	11.11	-99.6%	-99.8%

Table 3. Comparison of power consumption in arrays

DRAM arrays		Power consumption (in W)		Percentage of improvement (%) (w.r.t. conventional)	
		Write	Read	Write	Read
2T	Conventional	5.591m	752.6m		
	Proposed with sleep transistors	10.66n	635.4m	-99.99	-15.57
3T	Conventional	672m	21.164m		
	Proposed(B) with sleep transistors	307.9m	296.3m	-54.2%	-98.6%
	Proposed(C) with sleep transistors	216.4m	95.36m	-67.78	-99.55%

5. CONCLUSION

This paper presented low-power, high-speed FinFET-based 2T and 3T DRAM cells employing the sleep transistor technique to improve memory performance while reducing power consumption. Conventional and proposed DRAM architectures were designed and simulated using the Cadence Virtuoso analog design environment, and their performance was evaluated in terms of write delay, read delay, and power consumption. The simulation results demonstrate that integrating sleep transistors with FinFET technology significantly improves the power-performance characteristics of DRAM cells. The proposed 2T DRAM achieved approximately 66% reduction in write delay, while the proposed 3T DRAM (configuration C) achieved an approximately 98% reduction in read delay compared with their conventional counterparts. In terms of power consumption, the proposed architectures exhibited substantial improvements, with the proposed 3T DRAM (configuration C) providing the highest power savings, followed by the proposed 3T DRAM (configuration B) and the proposed 2T DRAM. Although several proposed configurations exhibit slightly higher delay during specific operations, this trade-off may be acceptable depending on the performance and energy requirements of the target application. Overall, the results confirm that the combination of FinFET technology and the sleep transistor technique provides an effective solution for designing energy-efficient DRAM cells without compromising operational functionality. The proposed architectures are therefore suitable for low-power, high-density memory applications where leakage reduction is a critical design objective.

Future work will investigate the scalability of the proposed DRAM cells by implementing larger memory arrays (e.g., 8×8, 16×16, and larger configurations) and evaluating their performance under process, voltage, and temperature (PVT) variations. Further studies may also explore adaptive sleep transistor control techniques, advanced FinFET technology nodes, and comparisons with emerging memory technologies to further enhance memory reliability, speed, and energy efficiency.

REFERENCES

- [1] A. Najdi, D. Rossi, and V. Tenentes, "Analysis on retention time and adaptive refresh in embedded DRAMs with aging benefits," in *2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design, IOLTS 2019*, IEEE, Jul. 2019, pp. 281–286. doi: 10.1109/IOLTS.2019.8854403.
- [2] B. J. O'Sullivan *et al.*, "Overview of bias temperature instability in scaled DRAM logic for memory transistors," *IEEE Transactions on Device and Materials Reliability*, vol. 20, no. 2, pp. 258–268, Jun. 2020, doi: 10.1109/TDMR.2020.2982660.
- [3] D. Lane and M. Hayne, "Simulations of ultralow-power nonvolatile cells for random-access memory," *IEEE Transactions on Electron Devices*, vol. 67, no. 2, pp. 474–480, Feb. 2020, doi: 10.1109/TED.2019.2957037.
- [4] M. H. R. Ansari and J. Singh, "Capacitorless 2T-DRAM for higher retention time and sense margin," *IEEE Transactions on Electron Devices*, vol. 67, no. 3, pp. 902–906, Mar. 2020, doi: 10.1109/TED.2020.2963995.
- [5] S. Karmakar, "Three-state dynamic random-access memory (DRAM)," *IET Circuits, Devices and Systems*, vol. 14, no. 2, pp. 176–181, Mar. 2020, doi: 10.1049/iet-cds.2019.0117.
- [6] Z. Shen, S. Srinivasa, A. Aziz, S. Datta, V. Narayanan, and S. K. Gupta, "SRAMs and DRAMs with separate read-write ports augmented by phase transition materials," *IEEE Transactions on Electron Devices*, vol. 66, no. 2, pp. 929–937, Feb. 2019, doi: 10.1109/TED.2018.2888913.
- [7] S. M. Sharroush, "A novel current-domain DRAM readout scheme," in *Proceedings of the International Conference on Microelectronics, ICM*, IEEE, Dec. 2019, pp. 249–252. doi: 10.1109/ICM48031.2019.9021928.
- [8] V. Young, Z. A. Chishti, and M. K. Qureshi, "TicToc: Enabling bandwidth-efficient DRAM caching for both hits and misses in hybrid memory systems," *Proceedings - 2019 IEEE International Conference on Computer Design, ICCD 2019*, pp. 341–349, Jul. 2019, doi: 10.1109/ICCD46524.2019.00055.
- [9] Y. Yoon and C. Kim, "An area-efficient and wide-range inter-signal skew compensation scheme with the embedded bypass control register operating as a binary search algorithm for DRAM applications," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 10, pp. 1775–1779, Oct. 2019, doi: 10.1109/TCSII.2019.2951412.
- [10] H. Pan, Y. Liu, T. Lu, and M. Chen, "Characterizations and architectural implications of NVM's external DRAM cache," in *Proceedings - 21st IEEE International Conference on High Performance Computing and Communications, 17th IEEE International Conference on Smart City and 5th IEEE International Conference on Data Science and Systems, HPCC/SmartCity/DSS 2019*, IEEE, Aug. 2019, pp. 373–380. doi: 10.1109/HPCC/SmartCity/DSS.2019.00064.
- [11] T. Yoo, H. Kim, Q. Chen, T. T. H. Kim, and B. Kim, "A logic compatible 4T dual embedded DRAM array for in-memory computation of deep neural networks," in *Proceedings of the International Symposium on Low Power Electronics and Design*, IEEE, Jul. 2019, pp. 1–6. doi: 10.1109/ISLPED.2019.8824826.
- [12] J. Y. Hur, S. W. Rhim, B. H. Lee, and W. Jang, "Adaptive linear address map for bank interleaving in DRAMs," *IEEE Access*, vol. 7, pp. 129604–129616, 2019, doi: 10.1109/ACCESS.2019.2940351.
- [13] M. Y. N. Thakare and S. N. Kale, "A gated diode DRAM Cell for improved power and speed," *International Journal of Innovative Technology and Exploring Engineering*, vol. 8, no. 9, pp. 3029–3033, Jul. 2019, doi: 10.35940/ijitee.i8091.078919.
- [14] C. Navarro *et al.*, "Simulation perspectives of sub-1V single-supply Z2-FET 1T-DRAM cells for low-power," *IEEE Access*, vol. 7, pp. 40279–40284, 2019, doi: 10.1109/ACCESS.2019.2907151.
- [15] V. S. Chandrika and M. M. D. Savio, "Designing 5T embedded DRAM cell for ultra-low-power low-voltage applications based on schmitt trigger," *Lecture Notes in Electrical Engineering*, vol. 469, pp. 99–108, 2018, doi: 10.1007/978-981-10-7251-2_11.
- [16] J. Lacord *et al.*, "MSDRAM, A2RAM and Z 2 -FET performance benchmark for 1T-DRAM applications," in *International Conference on Simulation of Semiconductor Processes and Devices, SISPAD*, IEEE, Sep. 2018, pp. 198–201. doi: 10.1109/SISPAD.2018.8551674.
- [17] T. F. Chen, Y. Masuda, and T. Ishihara, "A standard cell memory based on 2T gain cell DRAM for memory-centric accelerator design," in *International System on Chip Conference*, IEEE, Sep. 2023, pp. 1–6. doi: 10.1109/SOCC58585.2023.10257009.
- [18] H. C. Lo *et al.*, "A 12nm FinFET technology featuring 2nd generation FinFET for low power and high performance applications," in *Digest of Technical Papers - Symposium on VLSI Technology*, IEEE, Jun. 2018, pp. 215–216. doi: 10.1109/VLSIT.2018.8510632.
- [19] J. Singh *et al.*, "14nm FinFET technology for analog and RF applications," in *Digest of Technical Papers - Symposium on VLSI Technology*, IEEE, Jun. 2017, pp. T140–T141. doi: 10.23919/VLSIT.2017.7998154.
- [20] A. K. Kuna, K. Kandpal, and K. B. R. Teja, "An investigation of FinFET based digital circuits for low power applications," in *Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2017*, IEEE, Apr. 2017, pp. 1–6. doi: 10.1109/ICCPCT.2017.8074280.
- [21] S. Akashe, A. Mudgal, and S. B. Singh, "Analysis of power in 3T DRAM and 4T DRAM cell design for different technology," in *Proceedings of the 2012 World Congress on Information and Communication Technologies, WICT 2012*, IEEE, Oct. 2012, pp. 18–21. doi: 10.1109/WICT.2012.6409043.
- [22] J. W. Han *et al.*, "Ongoing evolution of DRAM scaling via third dimension -vertically stacked DRAM," in *Digest of Technical Papers - Symposium on VLSI Technology*, IEEE, Jun. 2023, pp. 1–2. doi: 10.23919/VLSITechnologyandCir57934.2023.10185290.
- [23] A. Mudgal, S. Akashe, and S. B. Singh, "Power analysis of 3T DRAM cell using FinFET at 45nm process technology," in *Proceedings of the 2012 World Congress on Information and Communication Technologies, WICT 2012*, IEEE, Oct. 2012, pp. 555–560. doi: 10.1109/WICT.2012.6409139.
- [24] A. Sadhu, K. Das, D. De, and M. R. Kanjilal, "Area-delay-energy aware SRAM memory cell and M × N parallel read/write memory array design for quantum dot cellular automata," *Microprocessors and Microsystems*, vol. 72, p. 102944, Feb. 2020, doi: 10.1016/j.micpro.2019.102944.
- [25] Q. Xie, X. Lin, Y. Wang, S. Chen, M. J. Dousti, and M. Pedram, "Performance comparisons between 7-nm FinFET and conventional bulk CMOS standard cell libraries," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 62, no. 8, pp. 761–765, Aug. 2015, doi: 10.1109/TCSII.2015.2391632.
- [26] K. Gavaskar, G. P. Gopi, N. Janani, and R. Ambiga, "Design and analysis of low power DRAM cells using sleep, stack and sleepy stack techniques," *International Journal of Advanced Information Science and Technology (IJAIST)*, vol. 4, no. 6, pp. 51–55, 2015.
- [27] S. Yuvaraj, D. Padmanaban, G. Praveenkumar, S. Sahu, M. Umida, and R. Yokeshwaran, "Performance analysis Of SRAM and dram in low power application," *E3S Web of Conferences*, vol. 399, p. 01014, Jul. 2023, doi: 10.1051/e3sconf/202339901014.
- [28] K. Asifuzzaman, N. R. Miniskar, A. R. Young, F. Liu, and J. S. Vetter, "A survey on processing-in-memory techniques: Advances and challenges," *Memories - Materials, Devices, Circuits and Systems*, vol. 4, p. 100022, Jul. 2023, doi: 10.1016/j.memori.2022.100022.
- [29] E. Amat, A. Calomarde, C. G. Almudever, N. Aymerich, R. Canal, and A. Rubio, "Impact of fin FET and III-V/Ge technology on logic and memory cell behavior," *IEEE Transactions on Device and Materials Reliability*, vol. 14, no. 1, pp. 344–350, Mar. 2014, doi: 10.1109/TDMR.2013.2291410.

- [30] W. Zhang, K. C. Chun, and C. H. Kim, "Variation aware performance analysis of gain cell embedded DRAMs," in *Proceedings of the International Symposium on Low Power Electronics and Design*, New York, NY, USA: ACM, Aug. 2010, pp. 19–24. doi: 10.1145/1840845.1840850.
- [31] C. S. Sajin, N. Kunju, and T. A. S. Hameed, "Design and simulation of two stage wideband CMOS amplifier in 90 NM technology," *International Journal on Recent and Innovation Trends in Computing and Communication*, vol. 11, no. 2, pp. 249–258, Mar. 2023, doi: 10.17762/ijritcc.v11i2s.6144.

BIOGRAPHIES OF AUTHORS



Prof. N Praveena    is currently working as Assistant Professor in the Department of Electronics and Communication Engineering at Sir MVIT, Bangalore. She has 14 years of teaching experience. Her areas of interest are VLSI, Embedded systems, HDL and Nano electronics etc. She has completed BE and M. Tech from VTU in the year 2004 and 2008 respectively. She can be contacted at email: praveena.n.07.new@gmail.com.



Dr. N Shylashree    is currently working as Associate Professor in the Department of Electronics and Communication Engineering at RV College of Engineering, Bengaluru. She is having sixteen years of teaching experience. She was a recipient of the best PhD thesis award for the year 2016-2017 in Electronics and Communication Engineering from BITES. She has received the best IEEE researcher award in IEEE-AGM meeting held during 2021 from Bangalore IEEE section. She has also received the best paper award in IEEE-ICERECT held during 2015 at Mandya. She has research publication in thirty-six International Journals (out of which ten journals are SCI journals), five Springer book chapters and nine international conferences. She has received a grant of a German patent, an Indian patent and published an Indian patent in the area of cryptography. She has also received grant of two Indian patents in the area of VLSI. She is also the co-author of the Network Theory, Engineering Statistics and Linear Algebra and Control Engineering textbook. She has a funded project based on chalcogenide materials & consultancy projects on FPGA and has delivered many technical talks on VLSI. She has delivered lectures as a subject matter expert in VTU e-shikshana and EDUSAT program. She is a recipient of international travel grant under SERB young research scholar category. She is a life member of ISTE, IETE, fellow member of ISVE, senior member of IEEE and IEEE CAS Execom member. Her areas of interest include Network Analysis, Analysis and Design of Digital Circuits, Digital VLSI Design, Analog & Mixed mode VLSI design, Low power VLSI Design, Cryptography & Network security, Statistics and Linear algebra and Control Engineering. She can be contacted at email: shylashashi@gmail.com, shylashreen@rvce.edu.in, drshylashreen@gmail.com.