

A Design of Bang-Bang PLL in Low Jitter and Wide Pull-in Range

Xihong Chen, Qiang Liu*, Denghua Hu

Air and Missile Defense College, Air Force Engineering University,

No. 1 Changle Road, Xi'an, 710051, China

*Corresponding author, e-mail: dreamlq@163.com

Abstract

As bang-bang PLL (BBPLL) could resume clock data rapidly, its application in clock data recovery has become increasingly abroad. Aiming at the contrary demand of lower jitter and wider pull-in range of BBPLL, the issue puts forth a method to choose the most appropriate gain of digitally controlled oscillator (DCO) to settle. A judged and modified model has been added to the 2nd order traditional BBPLL, which modified the gain of DCO dynamically by step forward method. Meanwhile it proposes pull-in jitter function (PJF) to judge the modified results. Then it takes a gradual comparison means to search the max PJF. It could be concluded from the simulations that the algorithm of the issue could get a compromise DCO gain in view of BBPLL's jitter and pull-in range.

Keywords: bang-bang PLL, DCO, pull-in range, jitter, pull-in jitter function

Copyright © 2014 Institute of Advanced Engineering and Science. All rights reserved.

1. Introduction

High precision atomic clock has been widely used in satellites' communication, like navigation, orientation and timing. The clocks' performances are the base of satellites' services. While the clocks errors will worsen the services precision, even interrupt satellites normal operations. In order to get ideal satellites services, we should establish proper PLL circuits to calibrate the clock errors [1-3].

Bang-bang PLL (BBPLL) has been taken in high speed clock data recovery area widely for the advantages of easy design and high speed process. The main disadvantage is the system's jitter brought by phase detection, which could be depressed by reducing the gain of digitally controlled oscillator (DCO), but also leading to a narrower pull-in range. Some scholars have made researches about this problem [4-6].

In 2005, Dalt designed a nonlinear dynamics digital BBPLL and studied the effects of loop delays of the first- and second-order BBPLL. And he summarized the design method of such PLL and gave optimal parameters in low jitter [7]. Aiming at neglecting the effect of the BBPLL dynamics on the effective jitter in the traditional calculation of binary phase detector (BPD), in 2006, Dalt put forth a method to model BBPLL dynamics by Markov chain, which got more accurate precision [8]. While converting the phase error into digital value by Bang-bang Phase Detector (BBPD) will brought serious nonlinearity into the loop, which will limit the traditional linear analysis. In 2008, Dalt analyzed the deficiency of the linearized loop and applied it to jitter transfer and the jitter generation in computation [9]. It was validated by analysis of actual circuits.

Besides, Chan et al designed a new PLL by dynamically scales its gain, which achieved fast lock times and great jitter performance in lock [10]. Chun and Kennedy studied the stationary state probability based on a delayed Markov chain model and a state flow diagram, which improved capture range and lock time [11].

Based on the idea of dynamically scales PLL's gain brought by Chun [11], aiming at the contrary of jitter and pull-in range for DCO's gain, in this issue, we use a function to evaluate the compounded characteristics of jitter and pull-in range, and get a compromise result between them. In section 2 and 3, traditional and improved BBPLL models will be presented. In section 4, we will validate our improved model by examples. At last, the conclusion will be arrived in section 5.

2. Traditional BBPLL

A 2nd order BBPLL is composed of a BBPD, a DCO and a frequency divider, which could be illustrated in Figure 1 [9, 12].




Figure 1. Sketch diagram of 2nd order BBPLL

In the Digital Loop Filter (DLF) module, we could get:

$$\begin{cases} \varepsilon_k = \text{sgn}(tr_k - td_k) \\ \psi_k = \alpha\psi_{k-1} + \varepsilon_k \\ w_k = \beta\varepsilon_{k-D} + \alpha\psi_{k-D} \end{cases} \quad (1)$$

Where ε_k , tr_k , td_k and w_k are denoted for output of BBPD, referred clock, feedback clock and DLF's output separately. $\text{sgn}(\square)$ is sign function, D , α and β are the filter latency, integral and proportional gains respectively. Based on (1), we will get the transfer function F in z domain as:

$$F(z) = \frac{w(z)}{\varepsilon(z)} = \left[\beta + \frac{\alpha}{1 - \alpha z^{-1}} \right] z^{-D} \quad (2)$$

Substitute $z = e^{j\omega T_{ref}}$ into (2), we will get:

$$F(\omega) = \left[\beta + \frac{\alpha}{1 - \alpha e^{-j\omega T_{ref}}} \right] e^{-j\omega T_{ref} D} \quad (3)$$

From thumb rules, we could get the pull-in range of the BBPLL as:

$$\Delta\omega_p = \sqrt{2 \frac{K_T}{N} \text{Re} \left[F\left(j \frac{\Delta\omega_p}{2}\right) \right] F(j0)} \quad (4)$$

Where K_T is the gain of DCO, N is the divider coefficient.

Meanwhile we could get the PLL's jitter as [13]:

$$\sigma_{\Delta t} \approx \sqrt{\frac{\pi}{8} \frac{\sigma_{v_0}^2}{\beta K_T} + \frac{1+D}{\sqrt{3}} N \beta K_T} \quad (5)$$

3. Improved Design of BBPLL

Aiming at the conflict of jitter and pull-in range, in order to compromise them, we add a judged and modified module in DCO part, which could be interpreted in Figure 2.




Figure 2. Improved sketch diagram of 2nd order BBPLL with modified DCO's gain.

As the increase of DCO's gain K_T will better the pull-in range but worsen the jitter performance, we bring out a track of DCO's output to a judgment and modification module (JMM), and modulate K_T based on the result of judgment. Detailed steps are as follows.

Before we start the process of JMM, we should wait the whole PLL to locked the input signal, which is called big feedback loop. When the big loop becomes locked and stable, the jitter or the pull-in range of the PLL is not ideal at the moment, even though the loop is locked. As a result, it needs the small feedback loop JMM to modify the DCO's gain to improve the performance of BBPLL.

Step 1: Initialization

Initialize DCO's original gain K_{T0} and other parameters of BBPLL based on the referred clock, including α , β , D and N etc.

Step 2: Particles training

After the BBPLL has locked, we calculate the pull-in range and jitter in a certain K_{Ti} . The process is called a training and the K_{Ti} a particle. In the Step 3, we will adjust the DCO's gain K_T gradually. When we get a new particle, i.e. K_{Ti} , we will get the corresponding pull-in range and jitter.

Step 3: Judgment and Modification


Pull-in range and jitter are the functions of K_T . In order to get an ideal pull-in range and jitter, we bring a pull-in jitter function (PJJF) to judge the modified results and take step forward method to search the best particle. PJJF is defined as:

$$PJJF = \frac{\Delta\sigma_p}{\sigma_{\Delta t}} \quad (6)$$

When the i th particle and PJJF are K_{Ti} and $PJJF_i$, we increase a positive step length to K_{Ti} , then we will get $K_{T(i+1)}$ and $PJJF_{i+1}$. If $PJJF_{i+1} > PJJF_i$, we will continue increase $K_{T(i+1)}$ positively and repeat the process above. If $PJJF_{i+1} < PJJF_i$, we will increase a negative step length to K_{Ti} and continue make comparisons. If $PJJF_{i+1} = PJJF_i$, we will make $K_{T(i+1)}$ fixed. During the comparisons, we will get the maximum of PJJF, and the corresponding best particle K_T , which is the compromise gain for jitter and pull-in range. After we get the best particle, we will send it to DCO and modify its gain to the particle we get. As the input of PLL is dynamic, so the process is not stable. When the input changes, the big loop will work to lock the input frequency. After the process, the small loop starts to work, in order to get a compromise pull-in range and jitter performances against the input signal.

4. Examples Calculations and Analyses

The initial parameters are set as follows: $N = 10$, $\sigma_{n_0} = 1\text{ps}$, $\alpha = 0.5$, $\beta = 16$, $K_{T0} = 10^{-15}\text{s}$, $f_{ref} = 10\text{MHz}$ and step length $l_{step} = 10^{-14}\text{s}$. When $D = 2$, we will get curves of BBPLL's pull-in range and jitter against K_T in Figure 3.



a) Pull-in range against DCO's gain K_T , (b) Jitter against DCO's gain K_T

Figure 3. BBPLL's partial parameters curves with DCO's gain K_T

From Figure 3, we could get that the pull-in range is proportional to K_T approximately, while jitter experiences decreasing former and increasing later. When $D = 2$, we will get PJF against K_T in Figure 4. Meanwhile PJF in other latencies, like $D = 0,1$ are also presented.




Figure 4. PJF against DCO's gain K_T in different latency D

From Figure 4, we will get that PJF increases former and decreases later with the increase of K_T . We will achieve the best particle when the PJF reaches maximum. When latency D increases, the PJF decreases, indicating that the pull-in range and jitter compound performances deteriorate.

5. Conclusion

Aiming at the contrary demands of DCO's gain while considering jitter and pull-in range in BBPLL, we have added a judged and modified module in DCO part based on traditional BBPLL. In order to get a compromise DCO's gain, we put forth the pull-in jitter function. Besides, We have made comparisons of BBPLL's pull-in range & jitter characteristics and PJF characteristics in different latencies. From examples calculations and analysis, we could conclude that with the help of PJF, we will get a compromise DCO gain while considering jitter and pull-in range. And with the increase of latency, PJF experiences worse performances.

References

- [1] Wang Y, Zhou JH, Ye K. Research on EndtoEnd Delay Performance Based on GPS Scheduling System. *TELKOMNIKA Indonesian Journal of Electrical Engineering*. 2014; 12(6): 4400-4404.
- [2] Fan Z. Research on PVT Solution Methods for Navigation Message of GPS Receiver. *TELKOMNIKA Indonesian Journal of Electrical Engineering*. 2014; 12(2): 929-939.
- [3] Huque ASA. Achieving Pullin Avoiding Cycle Slip Using Secondorder PLLs. *International Journal of Electrical and Computer Engineering*. 2014; 4(2): 243-256.
- [4] Chen Y, Wang Z, Zhang L. Low-jitter PLL based on symmetric phase-frequency detector technique. *Analog Integrated Circuits and Signal Processing*. 2010; 62: 23-27.
- [5] Lee JY, Bae HM. Application of Kalman Gain for Minimum Mean-Squared Phase-Error Bound in Bang-Bang CDRs. *IEEE Transactions on Circuits and Systems-I: Regular Papers*. 2012; 59(12): 2825-2834.
- [6] Adrang H, Naimi HM. Modeling of Jitter in Bang-Bang CDR With Fourier Series Analysis. *IEEE Transactions on Circuits and Systems-I: Regular Papers*. 2013; 60(1): 3-10.
- [7] Dalt ND. A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs. *IEEE Transactions on Circuits and Systems-I: Regular Papers*. 2005; 52(1): 21-31.
- [8] Dalt ND. Markov chains-based derivation of the phase detector gain in bang-bang PLLs. *IEEE Transactions on Circuits and Systems-II: Express Briefs*. 2006; 53(11): 1195-1199.
- [9] Dalt ND. Linearized analysis of a digital bang-bang pll and its validity limits applied to jitter transfer and jitter generation. *IEEE Transactions on Circuits and Systems-I: Regular Papers*. 2008; 55(11): 3663-3675.
- [10] Chan MJ, Postula A, Ding Y, Jozwiak L. A bang-bang PLL employing dynamic gain control for low jitter and fast lock times. *Analog Integrated Circuits and Signal Processing*. 2006; 49: 131-140.
- [11] Chun B, Kennedy MP. Statistical properties of first-order bang-bang PLL with nonzero loop delay. *IEEE Transactions On Circuits And Systems-II: Express Briefs*. 2008; 55(10): 1016-1020.
- [12] Maffezzoni P, Marucci G, Levantino S, Samori C. Comparing techniques for spur reduction in digital bang-bang PLLs. *Electronics Letters*. 2013; 49(8): 529-530.
- [13] Zanuso M, Tasca D, Levantino S, Donadel A, Samori C, Lacaita AL. Noise analysis and minimization in bang-bang digital PLLs. *IEEE Transactions on Circuits and Systems-II: Express Briefs*. 2009; 56(11): 865-839.