

Assessment of detection methods for back-end process defects in equipment and devices in semiconductor manufacturing

Ameer Farhan Roslan¹, Masrullizam Mat Ibrahim¹, Nik Mohd Zarifie Hashim¹
Mohd Syahrin Amri Mohd Noh^{1,2}, Tole Sutikno^{2,3}

¹Centre for Telecommunication Research and Innovation (CeTRI), Fakulti Teknologi dan Kejuruteraan Elektronik dan Komputer (FTKEK), Universiti Teknikal Malaysia Melaka (UTeM), Melaka, Malaysia

²Master Program of Electrical Engineering, Faculty of Industrial Technology, Universitas Ahmad Dahlan, Yogyakarta, Indonesia

³Embedded System and Power Electronics Research Group, Yogyakarta, Indonesia

Article Info

Article history:

Received May 2, 2024

Revised Nov 5, 2025

Accepted Dec 13, 2025

Keywords:

Back-end process

Defect detection

Die bond

Package and equipment

Semiconductor

ABSTRACT

Defect detection plays a pivotal part in the manufacturing process of semiconductors. Defects can be rooted in the product on its own, as well as the tools used to process and make the product, particularly the equipment and machinery used. Defect detection is crucial in semiconductor manufacturing, where even minor flaws can compromise product performance. Defect detection in the backend process of semiconductor manufacturing, specifically in die attach and die bonding, is critical for ensuring product quality and reliability. Die attach involves securing semiconductor chips onto substrates, while die bonding involves connecting wires to the chip. Detecting defects during these processes is vital to prevent issues such as misalignment, inadequate bonding, or contamination, which can lead to malfunctioning chips or devices. Various techniques such as visual inspection, automated optical inspection (AOI), and X-ray imaging are utilized to identify defects like cracks, voids, or irregularities in bond formation. By employing rigorous defect detection measures, manufacturers can uphold stringent quality standards and produce reliable semiconductor devices for various applications.

This is an open access article under the [CC BY-SA](#) license.



Corresponding Author:

Masrullizam Mat Ibrahim

Centre for Telecommunication Research and Innovation (CeTRI)

Fakulti Teknologi dan Kejuruteraan Elektronik dan Komputer (FTKEK)

Universiti Teknikal Malaysia Melaka (UTeM)

Melaka, Malaysia

Email: masrullizam@utem.edu.my

1. INTRODUCTION

Semiconductor manufacturing involves the intricate process of fabricating electronic components such as integrated circuits on semiconductor materials, employing precise techniques to etch, deposit, and pattern materials at the nanoscale level. However, despite the many advantages of integrated circuits, defects can occur during the manufacturing process, and these defects can have various impacts on the performance and reliability of the semiconductor packages. Process variations can result in performance variations, affecting factors such as speed, power consumption, and reliability, leading to inconsistencies in transistor sizes, dopant concentrations, and other parameters [1], [2]. Particle contamination meanwhile, may cause short circuits, increased leakage current, or other electrical anomalies, potentially leading to the package failure. Another known issue is defective interconnections, particularly in the metal interconnect layers, such as open circuits or shorts, can disrupt the flow of signals between components causing reduced functionality

or complete failure of the integrated circuit. Stress-induced defects on the other hand may lead to the development of cracks, voids, or other structural issues, impacting the overall reliability and lifespan of the IC [3]. Techniques such as design for manufacturing (DFM), thorough testing at various stages, and implementing redundancy in critical components are employed to improve yield and ensure the reliability of integrated circuits.

When it comes to testing and examining integrated circuits (ICs), both destructive and non-destructive inspection methods are employed. The choice between these methods depends on factors such as the stage of production, the desired level of detail, and the impact on the integrity of the IC. This survey focuses on the non-destructive testing (NDT) method that is used to examine the reliability as well as to analyze any failure mechanisms within the device [4]. Similarly, examining equipment defects is a crucial aspect of ensuring the reliability, safety, and performance of machinery and devices [5]. Die attachment and die bonding are critical steps in manufacturing the ICs as they define the connection to the package and provide electrical interconnection for power and signal transmission quality, alongside thermal management via efficient heat dissipation from proper bonding applications [6]–[8]. The objective of this paper is to provide a survey and/or review of research papers that have addressed the faults and defects of the die attachment and die bonding detection methods used, for both devices and equipment.

2. OVERVIEW OF SEMICONDUCTOR MANUFACTURING PROCESS

2.1. Wafer fabrication steps in the front-end manufacturing process

Semiconductor wafers developed from silicon are typically comprise front-end and back-end manufacturing processes. The front-end process begins with the production of silicon wafers. Wafer fabrication involves a sequence of steps: starting with a polished wafer, layers are deposited using techniques like chemical or physical vapor deposition (CVD/PVD), followed by photolithography to pattern the layers, etching to remove unwanted material, ion implantation to alter conductivity, diffusion to homogenize doping, chemical mechanical polishing to planarize surfaces, and finally testing to ensure functionality [9], [10]. These processes are repeated iteratively to build complex integrated circuits on silicon wafers. Figure 1 depicts wafer fabrication steps in the front-end manufacturing process.




Figure 1. Wafer fabrication steps in front-end manufacturing process

2.2. Back-end manufacturing process for semiconductor production

In the back-end semiconductor manufacturing process, fabricated wafers undergo various critical steps. Initially, electrical testing identifies faulty dies, which are then marked to prevent wasted packaging. The wafer is mounted for mechanical support, then precisely diced into individual die units. Good dies are bonded to substrates, and microscopic wires connect them to electrical terminals. Plastic molding encases the components in epoxy resin for protection, followed by electrochemical plating for enhanced durability. Trim and form steps shape the leads, and final testing ensures functionality. Laser marking adds identification codes, and units are packed according to specifications for shipment. This comprehensive process ensures the production of reliable semiconductor devices for integration into electronic products [11]. Figure 2 illustrates the back-end manufacturing process for semiconductor production. Die bonding is a crucial step in establishing a reliable electrical connection between the semiconductor die and substrate. It begins with die preparation, where the die is tested, sorted, and equipped with bond pads, before the substrate is prepared, and adhesive may be dispensed onto it. The die pickup process utilizes specialized tools like Vespel collets to handle the semiconductor die, ensuring damage-free manipulation. Precision alignment systems align the die's bond pads with the substrate's contact points before placement, before the die is gently lowered onto the substrate. Once adhesive bonding is employed, curing processes via heat or UV light may follow to solidify the adhesive. Overall, die bonding ensures both electrical and mechanical integrity in semiconductor devices [12], [13]. The accuracy of this process are essential for the reliable and consistent performance of electronic devices.




Figure 2. Back-end manufacturing process for semiconductor production

3. OVERVIEW OF DETECTION MODALITIES IN SEMICONDUCTOR MANUFACTURING PROCESS

In semiconductor manufacturing, various methods or techniques are used for sensing and monitoring different aspects of the manufacturing process, which plays a crucial role in quality control, process optimization, and ensuring the reliability of semiconductor devices. These steps in return introduces production efficiency as well as production costs. Sensor modalities for metrology in semiconductor manufacturing is highly interdependent.

Optical sensing in semiconductor manufacturing encompasses manual optical inspection and automated optical inspection (AOI). While manual inspection relies on human visual assessment using basic microscopes, AOI employs high-resolution imaging systems, advanced image processing software, and precision mechanical platforms for rapid, accurate defect detection. Manual inspection is limited by low optical resolution, slow speeds, subjective biases, and human fatigue, making it less effective than AOI [14]. AOI systems integrate specialized optics and lighting techniques to capture microscopic details and utilize data analytics for process improvement, thus minimizing yield loss and optimizing manufacturing efficiency.

X-ray metrology delivers critical dimensional, structural and compositional information during both front-end lithography and back-end assembly stages that remains inaccessible through conventional surface-limited optical and electron microscopy for process monitoring, defect detection, quality control, specifically probing tiny transistor gate geometries, measuring metal fill densities, inspecting die attachments, characterizing diffusion depths, verifying IC interconnects, auditing flip chip bonds, and examining packaged chips [15], [16]. Acoustical techniques are integral to semiconductor fabrication, offering non-invasive subsurface inspection critical for quality control and defect reduction. Scanning acoustic microscopy (SAM) employs ultrasonic waves to map buried interfaces, voids, and defects with micron-level resolution, rivaling electron microscopy allowing precise imaging of material structures and defects in chips/packages, film thickness measurement, delamination sensing, and transistor element imaging [17]. Surface acoustic wave (SAW) systems use high-frequency Rayleigh waves to monitor device surfaces, providing in-situ metrology for process and reliability monitoring [18]. Both techniques complement traditional optical and electron microscopy, offering valuable insights into semiconductor manufacturing processes.

Infrared thermography is widely used in semiconductor fabrication facilities for visualizing and quantifying thermal phenomena to optimize energy usage, prevent chip damage, and enhance processing efficiency with real-time thermal imaging and analysis. This enables precise temperature measurement across wafers, detection of hot spots, characterization of heating and cooling processes, and identification of defects such as voids or delamination, ensuring thermal conduction and device reliability.

4. DETECTION METHODS FOR DIE BONDING & DIE ATTACH ON PACKAGES AND EQUIPMENT

Die bonding and die attach processes within semiconductor manufacturing are pivotal stages requiring meticulous quality control to uphold the reliability and performance of electronic devices. These processes are susceptible to various defects that can manifest in both the semiconductor packages/products and the equipment utilized in the manufacturing pipeline. This section delves into the common defects associated with semiconductor packages/products and equipment, shedding light on advanced detection methodologies.

4.1. Die attachment and die bonding package defects

Among the common defects are incomplete solder joints and solder bridging. Detection methods for solder joint defects leverage high-resolution imaging coupled with image processing techniques, enabling the identification of incomplete joints. Deep learning methods, such as convolutional neural networks (CNNs), prove instrumental in classifying diverse solder defects. Detection involves the use of machine vision systems equipped with alignment algorithms and pattern recognition to detect and quantify skew and offset errors.

The presence of chips or cracks in the die represents another prevalent defect. Detection methods encompass imaging paired with CNNs or support vector machines (SVMs) for the classification of distinct chip and crack patterns [19]–[22]. Defects like air pockets or incomplete epoxy filling, inaccurate placement of the die on the substrate, variation in the thickness of the bond line and die fly-off or die detachment during the bonding process constitutes common defects. Optical inspection, image analysis, or spectroscopy are used to identify contaminants for foreign particles or dusts within the packages. Finally, overall package defects affecting reliability can be mitigated via accelerated testing, thermal cycling, and various NDT methods.

4.2. Die attachment and die bonding equipment component defects

Die bonding tools are critical components in semiconductor manufacturing, but they can also be sources of defects if not properly maintained. Common issues include improperly calibrated bond heads, worn-out force sensors, contaminated microscopes, tilted workholders, clogged dispensers, and misaligned bond arm motions, amage or misalignment in pick-up tools, wear and chipping in bond tools/heads, misalignment and wear in workholders, and mechanical issues in bond arms. Calibration issues and lens damage in scopes and sensors are also prevalent defects. These problems can trigger equipment alarms and contribute to higher unscheduled downtime (UDT) and mean time between assists (MTBA). Environmental factors like temperature, humidity, and vibration, coupled with preventive maintenance lapses, can also lead to equipment issues over time, such as stage backlash and inconsistent vision and heating.

Detection of defects in die bonding tools involves various methods, including machine vision, alignment algorithms, image processing, and wear monitoring using sensors. Detection methods range from regular calibration checks and visual inspections to advanced techniques like SVM, CNN, artificial neural networks (ANN), robust principal component analysis (RPCA), residual networks (ResNet), radial basis function (RBF), fuzzy c-means (FCM), generalized regression neural network (GRNN), self-organizing maps (SOM), linear discriminant analysis (LDA), learning vector quantization (LVQ), and you only look once (YOLO). Each method offers specific advantages, catering to the complexity and requirements of the detection task, ensuring the precision necessary for a robust semiconductor manufacturing process and mitigating bonded product defects, ensuring quality, yield, and long-term reliability.

4.3. Assessment of papers based on backend processes

Table 1 (in appendix) presents an extensive overview of various detection methods utilized in the back-end manufacturing processes along with their performance metrics as reported in different articles. Delving into each entry, AOI has been utilized widely throughout several processes to continuously monitor and minimize package defects throughout the backend process [23]–[28]. Several research conducted recently focuses on map detection in Pre-assembly process and testing, reporting accuracy and precision for MLP and DNN, alongside broad learning system, achieving high DSPR comparison. The wafer mapping defects performance metrics are also compared against various models and feature extraction techniques. Haddad *et al.* [28] proposed method achieved high precision and recall values in AOI.

In [29]–[31], acoustic sensing inspection are utilized, particularly in SAM, with 1D-CNN utilized for SAM image inspection, providing insights into porosity variation during bonding processes. SAM has also proven to effectively precise in defects detection, achieving an accuracy of 97.14% [23]. Comparatively, SAM is also proven to be effective compared to another radiology inspection in X-Ray and SEM for thermal joint detection [31], with a study of X/gamma-ray spectroscopy carried out by [32] for electrical characterization measurement, reporting detailed performance metrics for the spectrometer. Thermal-based inspection has also been carried out by [31], [33], whereby compared to [31], a study emphasis on the on-line thermal resistance during die-attach, highlighting the accuracy of SiC-TEG for evaluating thermal characteristics. CNN have also been used to predict the electro-thermal conductivity (ETC) of sintered Ag. Their model achieved high accuracy with an R2 value of 0.987 and a relative mean absolute error (RMAE) of 3.12% [1]. Solder joint defect detection has been extensively studied in recent years in [21], [25], [26], [34]–[38]. Various methods and modellings have been tested, with one focuses on chip scale packages (CSP) reliability, achieving validation metrics including RMSECV, MAECV, and R2 for ball/substrate and ball/test board solder joints. Solder joint defect detection has also been tested via Sequential NN, recurrent neural network (RNN), and long short-term memory (LSTM) for solder joint detection, reporting low error norms for different data pairs. ANN and RNN demonstrated stable optimization for the solder joint defect detection, with YOLOv4 for detecting solder defects in SMT circuit elements with high accuracy and speed. Alternatively, ConvNeXt-YOLOX for solder joint inspection, achieving the highest mAP among compared methods. Tai *et al* [38]. employed YOLOv2 & ResNet-50 for solder joint defect recognition, reporting high accuracy for different defect types. That said, YOLO are also utilized for solder defect detection in AOI, achieving fast processing time per PCB image. ViBe and +Elasticnet have also been used for solder joint inspection, highlighting significant improvements in error rates and accuracy. Solder joint inspection for AOI using various methods and reported different performance metrics for each method.

Wire bonding process can be further improved in manufacturing, by reducing its ball bonding and wire bonding defects. SVM, logistic regression (LR), and CNN models are proven by [22] to be effective for ball bonding inspection, achieving an 85% automated detection rate. DenseNet121, VGG19, ResNet50, MobileNetv2, EfficientNetB0 V1 & V2 employed for wire bond defect detection, achieving high accuracy across different models. A utilitarian method by [2] showcases CNN combined with computer-aided manufacturing (CAM), YOLOv3, and YOLOv3-dense for inspecting various processes like die attach, wire bond, molding, curing, punching, sorting, taping, and packing. The performance varied for different defect types, with mAP ranging from 61.59% to 95.28%. Wafer level package (WLP) reliability and solder ball reliability have also been tested via finite element method (FEM) and ANN.

Die defects detection has been analyzed in several works [2], [3], [5], [9], [39]. Generative adversarial network (GAN), YOLOv3, and other models are employed for die defect detection, achieving significant improvements in accuracy with model combinations. Die defect detection using auto ML, meanwhile has achieved a recall rate of 42.6% with 90% accuracy. ResNet 101 & DLADC SEM, CNN and GAN for defect detection has proven to results in accuracy for different subsets and training data sizes. reporting high accuracy for both methods. Meanwhile, die defect classification the accuracy between handcrafted features and proposed RCNN model have also been carried out with comparative studies being made. By comparing the RNET, VoxNET, and PointNet for scanning and inspecting die attach glue bonding, reporting RNET outperforming others with a classification accuracy of 91.82%. Die attach glue volume regression and dispensing defect identification via R²esNet, have also showcases desirable performance metrics for various models based on scanning time and inference time study [30]. Surface treatment and final test processes meanwhile uses several methods in optimizing the process defects, with surface treatment process employing various CNN methods for performance metrics comparative approach [40], [41]. CNN and DLADC methods for surface treatment reporting high accuracy. Gaussian mixture models, one hot encoder, label encoder, F1-macro test are all explored by [42] yield classification for final test, employing various models and preprocessing techniques, reporting F1-macro scores.

5. CONCLUSION

Defect detection is indispensable in semiconductor manufacturing to ensure product quality and reliability. From the review, it's evident that defects can arise from various sources, including the product itself and the equipment used in manufacturing processes. Detecting defects during backend processes like die attach and die bonding is critical to prevent issues which can lead to malfunctioning chips or devices. Various techniques such as visual inspection, AOI, and X-ray imaging are employed to identify defects, with advancements in methods like CNNs proving to be highly effective as highlighted via plethora of studies focusing on different aspects of defect detection, ranging from solder joint defects to wafer mapping defects, and from wire bonding to die defects. Overall, the research showcased in the review emphasizes the importance of rigorous defect detection measures in semiconductor manufacturing. By employing these measures, manufacturers can uphold stringent quality standards and produce reliable semiconductor devices for a wide range of applications. Moreover, the continual advancement of detection methods and technologies underscores the industry's commitment to enhancing product quality and reliability in the ever-evolving semiconductor landscape. With most studies carried out focuses on defect detection on device or package, future work will involve further into developing a defect detection system on the semiconductor equipment, particularly for the die bond process.

ACKNOWLEDGEMENTS

This work was supported by UTeM Zamalah Scheme. The authors would also like to thank Center for Research and Innovation Management (CRIM), Centre for Telecommunication Research & Innovation (CeTRI), and Universiti Teknikal Malaysia Melaka (UTeM) for their encouragement and sponsorship towards this study.

FUNDING INFORMATION

The authors state no funding is involved.

AUTHOR CONTRIBUTIONS STATEMENT

This journal uses the Contributor Roles Taxonomy (CRediT) to recognize individual author contributions, reduce authorship disputes, and facilitate collaboration.

Name of Author	C	M	So	Va	Fo	I	R	D	O	E	Vi	Su	P	Fu
Ameer Farhan Roslan	✓	✓	✓	✓	✓	✓		✓	✓	✓	✓		✓	✓
Masrullizam Mat Ibrahim	✓	✓			✓	✓		✓	✓	✓		✓		✓
Nik Mohd Zarifie Hashim	✓		✓	✓	✓		✓		✓	✓			✓	✓
Mohd Syahrin Amri		✓			✓			✓	✓	✓		✓		
Tole Sutikno	✓				✓			✓	✓	✓		✓		

C : Conceptualization

I : Investigation

Vi : Visualization

M : Methodology

R : Resources

Su : Supervision

So : Software

D : Data Curation

P : Project administration

Va : Validation

O : Writing - Original Draft

Fu : Funding acquisition

Fo : Formal analysis

E : Writing - Review & Editing

CONFLICT OF INTEREST STATEMENT

The authors state no conflict of interest.

DATA AVAILABILITY

Data availability does not apply to this paper as no new data were created or analyzed in this study.

REFERENCES

- [1] E. D. Sandru, E. David, I. Kovacs, A. Buzo, C. Burileanu, and G. Pelz, "Modeling the Dependency of Analog Circuit Performance Parameters on Manufacturing Process Variations with Applications in Sensitivity Analysis and Yield Prediction," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 41, no. 1, pp. 129–142, Jan. 2022, doi: 10.1109/TCAD.2021.3054804.
- [2] E. Hosseinzadeh *et al.*, "Quantifying cell-to-cell variations of a parallel battery module for different pack configurations," *Applied Energy*, vol. 282, 2021, doi: 10.1016/j.apenergy.2020.115859.
- [3] Z. Xie, S. Chen, S. Zhang, Y. Pei, L. Li, and P. Wu, "Enhanced performance of fiber-based perovskite solar cell achieved by multi-functional high polymer doping strategy," *Journal of Colloid and Interface Science*, vol. 663, pp. 309–328, Jun. 2024, doi: 10.1016/j.jcis.2024.02.147.
- [4] S. Lampman, M. Mulherin, and R. Shipley, "Nondestructive Testing in Failure Analysis," *Journal of Failure Analysis and Prevention*, vol. 22, no. 1, pp. 66–97, Feb. 2022, doi: 10.1007/s11668-021-01325-1.
- [5] M. Gupta, M. A. Khan, R. Butola, and R. M. Singari, "Advances in applications of Non-Destructive Testing (NDT): A review," *Advances in Materials and Processing Technologies*, vol. 8, no. 2, pp. 2286–2307, 2022, doi: 10.1080/2374068X.2021.1909332.
- [6] H. Kwak, S. Ryu, S. Cho, J. Kim, Y. Yang, and J. Kim, "Non-destructive thickness characterisation of 3D multilayer semiconductor devices using optical spectral measurements and machine learning," *Light: Advanced Manufacturing*, vol. 2, no. 1, pp. 9–19, 2021, doi: 10.37188/lam.2021.001.
- [7] Y. H. Tao, A. J. Fitzgerald, and V. P. Wallace, "Non-contact, non-destructive testing in various industrial sectors with terahertz technology," *Sensors (Switzerland)*, vol. 20, no. 3, p. 712, Jan. 2020, doi: 10.3390/s20030712.
- [8] A. Kumar and W. Arnold, "High resolution in non-destructive testing: A review," *Journal of Applied Physics*, vol. 132, no. 10, 2022, doi: 10.1063/5.0095328.
- [9] M. Huff, "Microsystems Manufacturing Methods: Integrated Circuit Processing Steps," 2020, pp. 45–97. doi: 10.1007/978-3-030-40560-1_3.
- [10] U. Hilleringmann, "Metallization and Contacts," in *Silicon Semiconductor Technology*, Wiesbaden: Springer Fachmedien Wiesbaden, 2023, pp. 123–138. doi: 10.1007/978-3-658-41041-4_8.
- [11] L. Ye and Q. Guo, "Packaging and Assembly Equipment," in *Handbook of Integrated Circuit Industry*, Singapore: Springer Nature Singapore, 2023, pp. 1569–1602. doi: 10.1007/978-981-99-2836-1_71.
- [12] K. Kennes *et al.*, "Introduction of a New Carrier System for Collective Die-to-Wafer Hybrid Bonding and Laser-Assisted Die Transfer," in *2020 IEEE 70th Electronic Components and Technology Conference (ECTC)*, IEEE, Jun. 2020, pp. 296–302. doi: 10.1109/ECTC32862.2020.00056.
- [13] A. R. A. Rahman and N. A. Nayan, "Thin and Rectangular Die Bond Pick-Up Mechanism to Reduce Cracking During the Integrated Circuit Assembly Process," *Advances in Science and Technology Research Journal*, vol. 14, no. 3, pp. 57–64, Sep. 2020, doi: 10.12913/22998624/123779.
- [14] V. Reshadat and R. A. J. W. Kapteijns, "Improving the Performance of Automated Optical Inspection (AOI) Using Machine Learning Classifiers," in *Proceedings of 2021 International Conference on Data and Software Engineering: Data and Software Engineering for Supporting Sustainable Development Goals, ICODSE 2021*, IEEE, Nov. 2021, pp. 1–5. doi: 10.1109/ICoDSE53690.2021.9648445.
- [15] J. P. Ponpon, "Semiconductor detectors for 2D X-ray imaging," *Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment*, vol. 551, no. 1, pp. 15–26, Oct. 2005, doi: 10.1016/j.nima.2005.07.038.
- [16] V. H. Vartanian, R. A. Allen, L. Smith, K. Hummler, S. Olson, and B. Sapp, "Metrology Needs for 2.5D/3D Interconnects," in *Handbook of 3D Integration*, Wiley, 2014, pp. 393–430. doi: 10.1002/9783527670109.ch29.
- [17] C. D. Hartfield, T. M. Moore, and Sebastian Brand, "Acoustic Microscopy of Semiconductor Packages," in *Microelectronics Failure Analysis Desk Reference*, 2019, p. 67.
- [18] D. Mandal and S. Banerjee, "Surface AcousticWave (SAW) Sensors: Physics, Materials, and Applications," *Sensors*, vol. 22, no. 3, p. 820, Jan. 2022, doi: 10.3390/s22030820.
- [19] C. Du *et al.*, "Highly accurate and efficient prediction of effective thermal conductivity of sintered silver based on deep learning method," *International Journal of Heat and Mass Transfer*, vol. 201, 2023, doi: 10.1016/j.ijheatmasstransfer.2022.123654.

[20] S. H. Chen and C. C. Tsai, "SMD LED chips defect detection using a YOLOV3-dense model," *Advanced Engineering Informatics*, vol. 47, p. 101255, Jan. 2021, doi: 10.1016/j.aei.2021.101255.

[21] H. Hamdani, A. El Hami, and B. Radi, "Reliability analysis of tape based chip-scale packages based metamodel," *Microelectronics Reliability*, vol. 102, p. 113445, Nov. 2019, doi: 10.1016/j.microrel.2019.113445.

[22] K. Y. Chan, K. F. C. Yiu, H. K. Lam, and B. W. Wong, "Ball bonding inspections using a conjoint framework with machine learning and human judgement," *Applied Soft Computing*, vol. 102, p. 107115, Apr. 2021, doi: 10.1016/j.asoc.2021.107115.

[23] A. Watanabe, N. Hirose, H. Kim, and I. Omura, "Convolutional neural network (CNNs) based image diagnosis for failure analysis of power devices," *Microelectronics Reliability*, vol. 100–101, p. 113399, Sep. 2019, doi: 10.1016/j.microrel.2019.113399.

[24] W. Dai, A. Mujeeb, M. Erdt, and A. Sourin, "Soldering defect detection in automatic optical inspection," *Advanced Engineering Informatics*, vol. 43, p. 101004, Jan. 2020, doi: 10.1016/j.aei.2019.101004.

[25] A. Caliskan and G. Gurkan, "Design and realization of an automatic optical inspection system for PCB solder joints," in *2021 International Conference on INnovations in Intelligent SysTems and Applications, INISTA 2021 - Proceedings*, IEEE, Aug. 2021, pp. 1–6. doi: 10.1109/INISTA52262.2021.9548430.

[26] W. Chen, N. Cai, H. Wang, J. Lin, and H. Wang, "Automatic optical inspection system for IC solder joint based on local-to-global ensemble learning," *Soldering and Surface Mount Technology*, vol. 33, no. 2, pp. 65–74, Mar. 2021, doi: 10.1108/SSMT-03-2020-0011.

[27] S. H. Chen, C. H. Kang, and D. B. Perng, "Detecting and measuring defects in wafer die using gan and yolov3," *Applied Sciences (Switzerland)*, vol. 10, no. 23, p. 8725, Dec. 2020, doi: 10.3390/app10238725.

[28] B. M. Haddad, S. F. Dodge, L. J. Karam, N. S. Patel, and M. W. Braun, "Locally Adaptive Statistical Background Modeling with Deep Learning-Based False Positive Rejection for Defect Detection in Semiconductor Units," *IEEE Transactions on Semiconductor Manufacturing*, vol. 33, no. 3, pp. 357–372, Aug. 2020, doi: 10.1109/TSM.2020.2998441.

[29] S. Brand, M. Koegel, F. Altmann, and L. Bach, "Deep Learning assisted quantitative Assessment of the Porosity in Ag-Sinter joints based on nondestructive acoustic inspection," in *Proceedings - Electronic Components and Technology Conference*, IEEE, Jun. 2021, pp. 877–884. doi: 10.1109/ECTC32696.2021.00147.

[30] N. Dimitriou *et al.*, "Fault Diagnosis in Microelectronics Attachment Via Deep Learning Analysis of 3-D Laser Scans," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 7, pp. 5748–5757, Jul. 2020, doi: 10.1109/TIE.2019.2931220.

[31] M. S. Rosman, N. Buniyamin, and M. H. A. Halim, "Characterization of voids in thermal joint of semiconductor package using scanning acoustic microscope," in *AIP Conference Proceedings*, 2021, p. 020172. doi: 10.1063/5.0045193.

[32] C. S. Bodie, G. Lioliou, and A. M. Barnett, "Hard X-ray and γ -ray spectroscopy at high temperatures using a COTS SiC photodiode," *Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment*, vol. 985, p. 164663, Jan. 2021, doi: 10.1016/j.nima.2020.164663.

[33] D. Kim *et al.*, "Online Thermal Resistance and Reliability Characteristic Monitoring of Power Modules with Ag Sinter Joining and Pb, Pb-Free Solders during Power Cycling Test by SiC TEG Chip," *IEEE Transactions on Power Electronics*, vol. 36, no. 5, pp. 4977–4990, May 2020, doi: 10.1109/TPEL.2020.3031670.

[34] C. C. A. Yuan and C. C. Lee, "Solder Joint Reliability Modeling by Sequential Artificial Neural Network for Glass Wafer Level Chip Scale Package," *IEEE Access*, vol. 8, pp. 143494–143501, 2020, doi: 10.1109/ACCESS.2020.3014156.

[35] C. Yuan, X. Fan, and G. Zhang, "Solder joint reliability risk estimation by AI-assisted simulation framework with genetic algorithm to optimize the initial parameters for ai models," *Materials*, vol. 14, no. 17, p. 4835, Aug. 2021, doi: 10.3390/ma14174835.

[36] W. Chen, N. Cai, Z. Wu, H. Wang, and J. Ma, "IC Solder Joints Inspection via an Optimized Statistical Modeling Method," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 12, no. 2, pp. 341–348, Feb. 2021, doi: 10.1109/TCPMT.2021.3136720.

[37] S. Liao, C. Huang, Y. Liang, H. Zhang, and S. Liu, "Solder Joint Defect Inspection Method Based on ConvNeXt-YOLOX," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 12, no. 11, pp. 1890–1898, Nov. 2022, doi: 10.1109/TCPMT.2022.3224997.

[38] K. W. Tai, J. H. Chuah, H. Leong, and N. H. Kamarudin, "A PCB Soldering Joint Defect Recognition System Using Convolutional Neural Network," in *2021 Innovations in Power and Advanced Computing Technologies (i-PACT)*, IEEE, Nov. 2021, pp. 1–6. doi: 10.1109/i-PACT52855.2021.9696857.

[39] Y. Nam, S. Joo, N. Kwak, K. Kim, and D. N. Kim, "Precise Pattern Alignment for Die-To-Database Inspection Based on the Generative Adversarial Network," *IEEE Transactions on Semiconductor Manufacturing*, vol. 35, no. 3, pp. 532–539, 2022, doi: 10.1109/TSM.2022.3171788.

[40] G. Wen, Z. Gao, Q. Cai, Y. Wang, and S. Mei, "A Novel Method Based on Deep Convolutional Neural Networks for Wafer Semiconductor Surface Defect Inspection," *IEEE Transactions on Instrumentation and Measurement*, vol. 69, no. 12, pp. 9668–9680, 2020, doi: 10.1109/TIM.2020.3007292.

[41] H. Do, C. Lee, and S. B. Kim, "A Hierarchical Spatial-Test Attention Network for Explainable Multiple Wafer Bin Maps Classification," *IEEE Transactions on Semiconductor Manufacturing*, vol. 35, no. 1, pp. 78–86, Feb. 2022, doi: 10.1109/TSM.2021.3121006.

[42] D. Jiang, W. Lin, and N. Raghavan, "A novel framework for semiconductor manufacturing final test yield classification using machine learning techniques," *IEEE Access*, vol. 8, pp. 197885–197895, 2020, doi: 10.1109/ACCESS.2020.3034680.

[43] P. H. Chou, K. N. Chiang, and S. Y. Liang, "Reliability Assessment of Wafer Level Package using Artificial Neural Network Regression Model," *Journal of Mechanics*, vol. 35, no. 6, pp. 829–837, Dec. 2019, doi: 10.1017/jmech.2019.20.

[44] A. Evangelidis, N. Dimitriou, L. Leontaris, D. Ioannidis, G. Tinker, and D. Tzovaras, "A Deep Regression Framework Toward Laboratory Accuracy in the Shop Floor of Microelectronics," *IEEE Transactions on Industrial Informatics*, vol. 19, no. 3, pp. 2652–2661, Mar. 2022, doi: 10.1109/TII.2022.3182343.

[45] A. F. M. Fazil, I. N. M. Shaharanee, and J. M. Jamil, "Evaluation of machine learning classifiers in faulty die prediction to maximize cost scrapping avoidance and assembly test capacity savings in semiconductor integrated circuit (IC) manufacturing," in *AIP Conference Proceedings*, 2019, p. 040010. doi: 10.1063/1.5121089.

[46] C. Phua and L. B. Theng, "Semiconductor wafer surface: Automatic defect classification with deep CNN," in *IEEE Region 10 Annual International Conference, Proceedings/TENCON*, IEEE, Nov. 2020, pp. 714–719. doi: 10.1109/TENCON50793.2020.9293715.

[47] M. N. Ayuni, M. F. Lin, and L. Q. Zhe, "Deep Learning-Based Classification Approach for Wire Bonding Defects Inspection," in *8th International Conference on Software Engineering and Computer Systems, ICSECS 2023*, IEEE, Aug. 2023, pp. 286–290. doi: 10.1109/ICSECS58457.2023.10256336.

[48] K. M. You, U. U. Sheikh, and N. E. B. Alias, "Die-Level Defects Classification using Region-based Convolutional Neural Network," in *IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE*, IEEE, Aug. 2022, pp. 144–147. doi: 10.1109/ICSE56004.2022.9863135.

[49] C. Phua and L. B. Theng, "DLADC: Deep Learning Based Semiconductor Wafer Surface Defects Recognition," *IAENG International Journal of Computer Science*, vol. 49, no. 1, pp. 191–199, 2022.

APPENDIX

Table 1. The detection methods used and performance in the back-end manufacturing processes

Article #	Authors	Type of inspection	Detection methods used	Performance			
[19]	Du <i>et al.</i>	CNN performed to predict the ETC of sintered Ag.	CNN	The RMAE and R^2 were 3.12% and 0.987, respectively, and the RPE was within 10% for nearly 91% of model predicted results with relative error: 5%			
[20]	Chen and Tsai	Image capturing for die attach, wire bond, molding, curing, punching, sorting, taping and packing	CNN + CAM, YOLOv3, YOLOv3-dense	Model class	CNN+ CAM	YOLOv3	YOLOv3-dense
				Defect-free	100.00%	90.91%	100.00%
				Missing component	3.45%	100.00%	100.00%
				Incorrect placement	66.09%	100.00%	90.91%
				Inverse polarity	100.00%	72.73%	100.00%
				Missing wire	100.00%	81.82%	100.00%
				Defective surface	0.00%	36.36%	80.82%
				mAP	61.59%	80.30%	95.28%
[21]	Hamdani <i>et al.</i>	CSP reliability for solder joint, crack on package (die attach/DA)	MCS	The metamodel validation for a Kriging metamodels built based on 180 samples are RMSECV = 3.3, MAECV = 2.42 and R^2 = 0.9 for ball/substrate solder joint, and RMSECV = 1.79, MAECV = 1.30 and R^2 = 0.89 for ball/test board solder joint.			
[22]	Chan <i>et al.</i>	Ball bonding inspection	SVM, LR, CNN-FCN-4000, CNN-Hough-4000	Experimental results showed that 15 samples among all the 100 test samples were below the predefined threshold. Hence 85% of detections are automatically conducted by the proposed framework due to 15 uncertain samples.			
[30]	Dimitriou <i>et al.</i>	Scanning and inspection of DA glue bonding	RNET, VoxNET, PointNet	RNet outperforms VoxNet and PointNet with an average classification accuracy of 91.82% compared to 86.42% and 58.33%, respectively.			
[29]	Brand <i>et al.</i>	SAM image inspection for bonding porosity.	1D-CNN	Porosity variation was obtained through adjusting the sinter pressure between 5 MPa and 30 MPa. Porosity variation obtained through adjusting the sinter time between 5 s and 180 s. Noticeable contrast patterns appear between the acoustic micrograph and the porosity map.			
[23]	Watanabe <i>et al.</i>	SAM for defects (fused, damaged, lift, no change) at AOI	CNN	Accuracy			
[34]	Yuan and Lee	Solder joint detection / reliability	Sequen-tial NN, RNN, LSTM	Avg error norms (27 data pairs) RNN 1.432x10 ⁻⁴ LSTM 1.357x10 ⁻⁴ Avg error norms (54 data pairs) RNN 1.213x10 ⁻⁴ LSTM 1.190x10 ⁻⁴			
[35]	Yuan <i>et al.</i>	Solder joint reliability	ANN, RNN	All the AI model learning results satisfy the accuracy requirement of 0.18% when the PCA gene is applied as the initial parameter.			
[43]	Chou <i>et al.</i>	WLP reliability, solder ball reliability.	FEM, ANN	-			
[24]	Dai <i>et al.</i>	Solder defect detection in AOI	YOLO	PCB layout porting of <0.34 s per PCB image (110 solder joints)			
[25]	Caliskan and Gurkan	Solder joint defect detection in AOI	YOLOv4	Detection of solder defects of SMT circuit elements in approximately 5K (4056x3040) images resolution can be achieved with 97% accuracy in around 4 seconds.			
[36]	Chen <i>et al.</i>	Solder joint inspection	ViBe, +Elasticnet	Methods Training Samples Error Rate (%) Omission Rate (%) Accuracy (%) ViBe-Based 400(Q) 1.66 69.93% 93.33 Elasticnet 400(Q)+ 40(U) 0.00 1.50% 99.91			
[37]	Liao <i>et al.</i>	Solder joint inspection	ConvNeXt-YOLOX	ConvNeXt-YOLOX had the highest mAP of 97.21%, which was 0.82% and 3.02% higher than that of YOLOX and YOLOX-s			
[38]	Tai <i>et al.</i>	Solder joint defect recognition	YOLOv2 & ResNet-50	Defect Good solder 88.56 Bridge solder 90.47 Missing solder 87.86			

Table 1. The detection methods used and performance in the back-end manufacturing processes (Continued)

Article #	Authors	Type of inspection	Detection methods used	Performance			
				Model	Scanning time	Inference time	Total time
[44]	Evangelidis <i>et al.</i>	Die attach glue volume regression/dispensing defect identification	R ² esNet	ec-R ² esNet10 ec-R ² esNet18 ec-R ² esNet34 ec-DenseNet	55.42 63.72 80.84 60.07	55.59 63.89 81.11 60.24	
[32]	Bodie <i>et al.</i>	Electrical characterization measurement	Radio-logy (X/γ-ray spectroscopy)				
				The detector and preamplifier were operated uncooled at temperatures between 20 °C and 100 °C. The energy resolution (full width at half maximum, FWHM) of the spectrometer was found to be 1.66 keV ± 0.15 keV at 5.9 keV and 22.16 keV, and 1.83 keV ± 0.15 keV at 59.5 keV when operated at 20 °C. At a temperature of 100 °C, the FWHM were 2.69 ± 0.25 keV, 2.65 keV ± 0.25 keV, and 3.30 keV ± 0.30 keV, at the same energies.			
[27]	Chen <i>et al.</i>	Die defect for AOI equipment	GAN, YOLOv3, Faster RCNN, shot multibox detector (SSD)	Model	Testing AP (%)	Testing coordinate prediction error	
				YOLOv3	81.39	1.6456x10 ⁻³	
				GAN + YOLOv3 (1.5 fold increase)	88.12	2.9662 x10 ⁻⁴	
				GAN + YOLOv3 (2 fold increase)	88.72	X1.5851 x10 ⁻⁴	
				CycleGAN + YOLOv3 (1.5 fold increase)	33.14	6.488 x10 ⁻¹	
[45]	Fazil <i>et al.</i>	Die defect detection	Auto ML, control group				Recall rate of maximum 42.6% means 42.6% of bad die able to be predicted correctly with 90% accuracy.
[31]	Rosman <i>et al.</i>	Thermal joint detection	SAM				SAM achieved 25.8% positive-classification (better) than X-Ray. SAM achieved 90.3% is success rate in comparison to scanning-electron-microscopy (SEM).
[46]	Phua and Theng	Defect detection for surface treatment / plating process	ResNet 101 & DLADC SEM, CNN	Model	Top-1 Accuracy (%)	Top-3 Accuracy (%)	
				ResNet101	Validation testing	90.7 91.5	99.0 98.5
				DLADC	Validation testing	89.7 91.1	96.1 96.2
[47]	Ayuni <i>et al.</i>	Wire bond defect detection	DenseNet121, VGG19, ResNet50, MobileNetv2, EfficientNetB0 v1 & v2	Model	Accuracy (%)		
				DenseNet121		98.0	
				VGG19		97.0	
				ResNet50		98.0	
				MobileNet v2		96.0	
				EfficientNetB0 V1		96.0	
				EfficientNetB0 V2		98.0	
[28]	Haddad <i>et al.</i>	Defect detection for AOI	RCNN, background subtraction		Haddad <i>et al.</i> proposed method was able to achieve a 98.2% precision and a 99.44% recall values.		
[42]	Jiang <i>et al.</i>	Yield classification for final test	Gaussian mixture models, one hot encoder, label encoder, F1-macro test	Input Pre-processing	F1-macro scores		
				No cat. input	7-models average	Top 3 average	
				Label enc.	0.700 0.710	0.761 0.788	
				One hot enc.	0.736	0.788	
[48]	You <i>et al.</i>	Die defect classification	Region-based CNN (RCNN)	Detection	Handcrafted features		Proposed (RCNN)
				Avg accuracy	94.0 %		88.5 %
[40]	Wen <i>et al.</i>	Defect Detection for surface treatment	CNN	Method	Wen et al.	FCN	DeepLabv3
				Flops	4.041x10 ¹⁰	1.419x10 ⁹	2.089x10 ⁹
				Rate	2.4fps	5fps	4fps
[41]	Do <i>et al.</i>	Multiple Wafer Bin Classification	CNN – HiSTA Network	-			
[49]	Phua <i>et al.</i>	Defect Detection for surface treatment	CNN - DLADC	CNN-based Model	Accuracy (%)		
				DLADC		93.69	
				SSD with VGG16		94.17	
				SSD with ResNet50		91.52	
[39]	Nam <i>et al.</i>	Die Defect Detection	Generative Adversarial Network (GAN)	Subs et # 1 2 SEM/ CAD # 1344 5910	Training Data 7 14	Accuracy [%] (random) 85.83 89.06	Accuracy [%] (cluster) 97.58 96.54

BIOGRAPHIES OF AUTHORS



Ameer Farhan Roslan is a graduate research assistant for FTKEK, UTeM. He completed his Diploma, Bachelor of Engineering (Telecommunication Electronics) and Master of Science (Electronic Engineering) from UTeM, Malaysia, before moving into the semiconductor manufacturing industry with infineon technologies as metrology equipment engineer. His research areas are in semiconductor device and equipment, and image processing with deep learning approach. He can be contacted at email: p122310001@student.utm.edu.my.



Masrullizam Mat Ibrahim is an associate professor, currently working as a senior lecturer in Computer Engineering Department, FTKEK, UTeM. He completed his study in Bachelor of Engineering (Electrical Engineering - Electronics) and Master of Engineering (Electrical-Electronics & Telecommunications) from UTM, Malaysia and later finished his PhD in Electronics Engineering from University of Strathclyde, UK. His research areas are in digital system, VHDL design and electronics. He can be contacted at email: masrullizam@utm.edu.my.



Nik Mohd Zarifie Hashim received both first and master's degree from Fukui University Japan, in Electrical-Electronic Engineering-2006 and 2008. He joined UTeM in 2008 and completed his PhD in computer vision and machine learning from University of Nagoya in 2022. His research interest on image processing with deep learning approach. He can be contacted at email: nikzarifie@utm.edu.my.



Ir. Ts. Mohd Syahrin Amri is a distinguished Senior Lecturer at Universiti Teknikal Malaysia Melaka (UTeM). With over 27 years of experience in the field of electronics engineering and semiconductor technology, he has significantly contributed to both academia and industry. He pursued his Bachelor's Degree in Electrical Engineering from Universiti Teknologi Malaysia in 1997. He later advanced his education by earning a Master of Science in Semiconductor Photonics and Electronics from The University of Sheffield, UK, in 2015. His role involves teaching and learning, mentoring future engineers, conducting research, and developing industry-relevant curricula. He is also an active participant in various technical panels with the Malaysia Board of Technologists (MBOT), contributing to the evaluation and accreditation of engineering programs in vocational and community colleges across Malaysia. He can be contacted at email: syahrin@utm.edu.my.



Tole Sutikno is a professor in Electrical Engineering Department at the Universitas Ahmad Dahlan (UAD), Yogyakarta, Indonesia. He received his B.Eng., M.Eng., and Ph.D. degrees in Electrical Engineering from Universitas Diponegoro, Universitas Gadjah Mada and Universiti Teknologi Malaysia, in 1999, 2004, and 2016, respectively. He has been a Professor in UAD, Yogyakarta, Indonesia since 2023. He is among the top 2% of researchers named by Stanford University and Elsevier BV as the most influential scientists in the world for 2021–present. He is currently an Editor-in-Chief of the TELKOMNIKA and the Head of the Embedded Systems and Power Electronics Research Group (ESPERG). His research interests include the field of digital design, industrial applications, industrial electronics, industrial informatics, power electronics, motor drives, renewable energy, FPGA applications, embedded system, artificial intelligence, intelligent control, information technology, and digital library. He can be contacted at email: tole@te.uad.ac.id.