

Transmission line characterization and modeling for electronic circuits and systems design

Oluwole John Famoriji, Thokozani Shongwe

Department of Electrical and Electronic Engineering Technology, University of Johannesburg, Johannesburg, South Africa

Article Info

Article history:

Received Nov 1, 2022

Revised Dec 27, 2022

Accepted Jan 2, 2023

Keywords:

Electronics

Loss

Microstrip channel

Modeling

Thin-film circuit

ABSTRACT

Channel bandwidth-limited high-speed links or interfaces make circuit solutions not efficient. Both recent and subsequent links (SerDes-Serializer/Deserializer) design demand efficient and effective coupling between future circuit design, communication, and optimization. The challenges vary and new solutions are needed. In this article, an analytical wireline model is presented to predict electronic path loss towards adequate designs of electronic circuits and systems. An open loop system analysis is adapted in this paper. Our model was tested against different channels: a legacy channel with via stub discontinuity and FR4 dielectric, and a more recent microwave-engineered channel without stub and NELCO 6,000 dielectric, a very good matching attained. Good agreement was observed between our model and electromagnetic full-wave simulation data, as a result showed high level of applicability to thin-film microstrip line for adequate circuit design. The model is recommended for electronic engineers for adequate and faster interfaces and high-speed links designs.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



Corresponding Author:

Oluwole John Famoriji

Department of Electrical and Electronic Engineering Technology, University of Johannesburg

P.O. Box 524, Auckland Park, 2006, Johannesburg, South Africa

Email: famoriji@mail.ustc.edu.cn

1. INTRODUCTION

High-speed links or interfaces (SerDes) are generally limited by channel's bandwidth which consequently affects the outputs of electronic communication links (such as system in package, and chip-to-chip) as signal has to propagate different traces/channels in order to get to its destination from source. This problem makes electronic channel characterization inevitable for adequate electronic circuits and systems designs. Over the channel, there is increase line attenuation or loss with frequency caused by dielectric loss and skin effect [1]. The line loss causes another low pass signal filtering, and more negative impacts from short traces (such as vias, connector, and traces) linking electronic components together. Many authors have attempted and proposed nomograms and channel/transmission line models for appropriate expected signal level prediction in chip-to-chip, system in package links [2]-[9]. Several works have been done on electrical simulation of interconnects with various techniques developed, such as resistance-capacitance (RC) tree interconnect representation, and two-pole approximation technique [10], [11]. However, they are based on approximations with underlying assumptions, the degree of accuracy is compromised while enhancing the speed. This makes them almost undesirable from an optimization view point, because the results of optimization depend on accuracy of the models applied. In [12]-[16] gave advanced technique which reduced the simulation time of interconnect during analysis but cannot give the simulation speed needed for adequate iterative optimization. Due to inaccessibility of suitable methods for on-line iterative optimization, it has given rise to some simple, fast on-line technique, such as polynomial curve-fitting methods in interconnect analysis

were also used by [17], [18]. Nevertheless, curve-fit technique handles just mild nonlinearity with small parameters per time. Look-up methods have been employed to minimize simulation time of interconnects analysis [19]. However, they have many notable shortcomings as stated in [8].

Recently, low cost, light weight and small size features of microstrip antennas have made them desirable and appropriate for professional and commercial applications, and mobile wireless communication systems. Microstrip antenna is easier to integrate with electronics and adaptable to hybrid and monolithic integration circuit fabrication at microwave frequencies [20]-[22]. This has given rise to a reconfigurable switchable single and double notched band microstrip slot antenna [20], compact printed circuit board (PCB) antenna for use in microsattellites [23], and stacked microstrip antennas [22] among others. However, all transmission lines including microstrip lines suffer from multiple power loss mechanisms, such as dielectric loss, radiation loss and conductor loss, with dielectric loss and conductor loss being mostly dominant [24]. Therefore, microstrip trace or channel characterization and behavioral modeling become a necessary task for adequate designs. In this paper, a simple, fast and adequate wireline stochastic channel model is proposed for circuits and systems channel characterization in electronic system designing (high-speed links SerDes). The model is suitable for present and future links that requires effective coupling between high-speed systems. The rest of the paper is organized as follows: Section 2 describes the proposed model. Section 3 shows the results of simulation and the agreement between the model and baseline channel measurement. Section 4 is the application of our model to thin-film microstrip line (TFMSL) and Section 5 is the conclusion section of this article.

2. PROPOSED WIRELINE CHANNEL MODEL

A wireline is characterized as an open loop system having both the static and dynamic variations of the medium. Figure 1 shows a typical open loop system, $x(t)$ is the input signal, l is the length of the wireline, $h(t)$ is the response of the medium (wireline), $n(t)$ is the noise and $y(t)/l$ is the output received signal per length which is expressed as (1),

$$y(t)/l = h(t)x(t) + n(t) \tag{1}$$

a propagating signal along a wireline exhibits inverse proportionality to a particular degree m of its length; signal intensity per.




Figure 1. The system design

Length can generally be represented as (2) and (3),

$$\frac{y(t)}{x(t)} \propto \frac{\lambda}{4\pi l^m} \tag{2}$$

$$\frac{y(t)}{x(t)} = \frac{K\lambda}{4\pi l^m} \tag{3}$$

where λ is the wavelength of the signal and K is the constant of proportionality that defines links parameters and electrical resistivity ρ , ϵ_e denotes the effective dielectric constant, and dielectric regions of the microstrip of the wireline material; which depends on the kind of material employed, generator gain G_t , receiving station gain G_m , K is therefore (4),

$$K = \epsilon_e \rho G_t G_m \tag{4}$$

where for a microstrip line [25].

$$\epsilon_e = \frac{\epsilon_r + 1}{2} + \frac{\epsilon_r - 1}{2} \frac{1}{\sqrt{1 + \frac{12d}{W}}}$$

W is the width of conductor, d is thickness of the grounded dielectric substrate, and ϵ_r is the relative permittivity. Also, a propagating signal in a medium varies with frequency, so we therefore introduce a factor gf^n . f is frequency, n and g account for other losses due to via-hole, and bends. of the wireline. Therefore (4) can be expressed as (5),

$$\frac{y/l}{x} = h = \frac{\epsilon_e \rho G_t G_r c}{4\pi \left(\frac{l}{l_0}\right)^m g \left(\frac{f}{f_0}\right)^n l_0^m f_0^n} \quad (5)$$

practically, there is no ideal environment, then $n > 0$. Assuming noise $n(t)=0$, then, at a given observation point, the received signal is (6) and (7).

$$y(t)/l = \frac{\epsilon_e \rho G_t G_r c}{4\pi \left(\frac{l}{l_0}\right)^m g \left(\frac{f}{f_0}\right)^n l_0^m f_0^n} x(t) \quad (6)$$

$$P_r = \frac{P_t G_t G_r}{\sigma} \quad (7)$$

Hence, in (5) can predict intensity of signal at a given point. However, loss σ and intensity of the received signal share inverse relationship between eachother (7) [2], using substitution and logarithmic technique, loss is expressed as (8) and (9):

$$\sigma(dB/l) = \sigma_0(l_0, f_0, \rho, d, W, \epsilon_r) + 10m \log\left(\frac{l}{l_0}\right) + 10n \log\left(\frac{f}{f_0}\right) + P \quad (8)$$

where

$$\sigma_0(l_0, f_0, \rho, d, W, \epsilon_r) = 10 \log\left(\frac{4\pi l_0^m f_0^n}{\left(\frac{\epsilon_r + 1}{2} + \frac{\epsilon_r - 1}{2} \frac{1}{\sqrt{1 + \frac{12d}{W}}}\right) \rho c}\right) \quad (9)$$

Frequency f is in Hz , the wireline length l may be measured in mm , μm , cm . depending on area of deployment, l_0 is the reference length, f_0 is in Hz , $\sigma_0(l_0, f_0, \rho, d, W, \epsilon_r)$ is the reference attenuation in dB , c is the speed of light (m/s), P is distortion due to via hole, and bends. which is frequency dependent. ρ is electrical resistivity of the wirelines such as copper wire, microstrip line, stripline, waveguide, and optical fiber. which is usually constant. Exponents: m and n can be determined by parameter extraction from measurement data using (10), where N is the number of points, E is the expression obtained from our attenuation model at different points. For instance, one data point equals the difference between the observed data and model data, carry out partial differential equation with respect to m and n and solve the consequent equations simultaneously.

$$S(n, m) = \sum_{i=1}^N E_i^2(n, m) \quad (10)$$

3. SIMULATIONS

The proposed model was simulated based on electrical resistivity of copper $\rho = 1.68 \times 10^{-8}$ at $20^\circ C$ with an assumption that relative permittivity $\epsilon_r = 1$ which in turn makes effective dielectric constant unity. The reference frequency was assumed $1 GHz$, reference length $l_0 = 1 m$, from (8); $P=0$ (without distortion), wireline length $l = 0.66 m$ and frequencies ranges between 5 and 40 GHz. Estimated reference loss $\sigma_0 \approx 76 dB$ (at $m = 1, n = 0.8$) using (9). This reference loss value may not be appropriate for all materials but P value/function will always compensate for the inappropriateness. Simulation was performed for $n=0.8, 0.9, 1$ at $m=1$, however, m and n values are statistical values obtainable from measurement data. Results obtained are as shown in Figure 2. The model shows a high degree of agreement with various path loss models; path loss increases as transmission frequency increases for a specific material length. Change in correction factors, which account for other losses leads to change in path loss along the wireline.

Determining the Shannon capacity for a medium with practical noise sources is important, because: it estimates the usable channel bandwidth (i.e. the requirement for circuit speed); and it determines the possible speed of data. These factors become crucial in predicting the lifespan of copper wires as a signaling channel. Our model's analysis (test) and validation were based on two channels, shown in Figure 3 of [3] because it represents the two opposite sides of all the range of media over which present SerDes are needed for operation. The first medium denotes a class of older media with impedance discontinuity originated from via stubs and connectors, leading to frequency domain notches, and older dielectrics, FR4, and leading to a higher loss. The second medium was designed for reduction in the impedance discontinuities from connectors and via stubs, and as a result has plane roll-off. It equally exhibits smaller loss slope in NELCO6000 dielectric.

Our model was applied with the same conditions such as wire length $l=26\text{ inches } (0.66\text{ m})$, reference length and reference frequency remain unchanged. Parameter m was determined to be 1 for all scenarios and n was equally determined to be 0.8 and 0.87 for NELCO (no stub) and FR4 (via stub) respectively. Result obtained in Figure 3 show a high level of agreement of our model with the baseline channel.

Figure 4 shows different values of P obtained at different frequencies for the two materials under test and P function was modeled out (11). The parameter coefficients curve fitted in Figure 5 are summarized in Table 1. Hence, our model is a good channel behavior prediction tool for circuits and systems design,

$$P = \alpha_o + \alpha_1 \log\left(\frac{f}{f_o}\right) + \alpha_2 \left(\log\left(\frac{f}{f_o}\right)\right)^2 \tag{11}$$

we also used the NELCO (no stub) material condition as a slave model to test our model's performance under various conditions.




Figure 2. Estimated loss intensity versus frequency for the correction factor scenarios




Figure 3. Model validation against baseline channels




Figure 4. P-value against frequency

Table 1. Estimated parameters of the model

Material	α_0	α_1	α_2	m	n
NELCO (no stub)	-93.38	4.25	-0.01	1	0.8
FR4 (via stub)	-86.27	7.55	-0.24	1	0.87




Figure 5. P-coefficients curve fitting results for the materials NELCO—no stub and FR4—via stub materials

Relative permittivity of different materials; alumina (99.5%), beeswax, beryllia and glazed (all at 10 GHz) were tested with $d=0.01\text{ mm}$, and $W=0.03\text{ mm}$, result obtained is as shown in Figure 6, loss decreases with increase in material relative permittivity. Also, varying the thickness of the wireline for alumina 99.5% material and width $W=0.03\text{ mm}$, Figure 7 shows the simulated result; loss increases with material thickness of wireline.

Another condition considered is varying width W of alumina 99.5% material with thickness $d=0.01\text{ mm}$. Result obtained is as shown in Figure 8. Loss intensity decreases as width W of the wireline increases. Finally, different materials electrical resistivity at 20 °C: copper, aluminium, silver and tungsten were examined with unity relative permittivity (which makes the effective relative permittivity constant unity). Figure 9 shows the model's prediction at different materials considered; loss intensity reduces with increasing wireline material resistivity value.




Figure 6. Model loss prediction with various relative permittivities at 10 GHz and 20 °C (*Tangential factor: Beewax=0.005, Beryllia=0.0003, Glazed ceramic=0.008, Alumina (99.5%) =0.0003*)




Figure 7. Model prediction along wireline with different thickness level




Figure 8. Model loss prediction along a wireline with various material widths




Figure 9. Loss prediction through wireline at different resistivity values

4. THIN-FILM MICROSTRIP LINE

TFMSLs are specially used in silicon-based monolithic microwave integrated circuits (MMICs) and used as transmission line in multichip module (MCM) [26]. Availability of high-quality polymers such as Benzocyclobutene (BCB), and polyimide, makes losses in TFMSLs likened to coplanar waveguides (CPWs) in GaAs MMICs. In addition, because of the scalability of transversal dimension, reduced TFMSLs exhibits great little-dispersive features, and it's useable at sub-millimeter-wave range. Differences in geometrical dimensions: width, height, thickness and conductivity of metallization cause a degree of discrepancies in the electrical response of signal conductor. Our model was tested against a robust TFMSL (BCB with $\epsilon_r = 2.7$ and $\tan\delta_z = 0.015$; $W = 8 \mu m$, $h_s = 1.7 \mu m$, $d = 0.8 \mu m$, $Wg = 8 \mu m$; conductivity of metalization $k = 2.5 \times 10^7 S/m$) full wave EM simulation data in Figure 6 of [26]; result obtained is as shown in Figure 10. P-values against the corresponding frequencies behavior and curve fitting response of P-function are as shown in Figure 11 respectively. The model parameters are as summarized in Table 2. With this condition, our model can replace the complex one in [26]. This model is derived from stochastic point of view and effortlessly administered in different softwares. It is appropriate for conventional microstrip structure as well. The frequency range of application for TFMSLs can be extended down to dc level and upper limit reaches submillimeter-wave range. The model is a good tool for channel or interconnecting loss/attenuation estimation for electronic circuit and system engineers for effective design.




Figure 10. Model against EM simulation data




Figure 11. P-values against frequencies and curve fitting response

Table 2. Coefficients parameter

Parameter	<i>m</i>	<i>n</i>	α_0	α_1	α_2
Value	1	0.3	-45.55	-0.003	$5.5E^{-6}$

A 2-port network S-parameter data for a lossy transmission line (12) [4], [25], and [26] were considered against the developed model in terms of speed (simulation time) using MATLAB at different frequencies:

$$\begin{bmatrix} S_{11} & S_{12} \\ S_{21} & S_{22} \end{bmatrix} = \begin{bmatrix} \frac{(z_{out}^2 - z_0^2) \sinh \gamma l}{(z_{out}^2 - z_0^2) \sinh \gamma l + 2z_0 z_{out} \cosh \gamma l} & \frac{2z_0 z_{out}}{(z_{out}^2 - z_0^2) \sinh \gamma l + 2z_0 z_{out} \cosh \gamma l} \\ \frac{2z_0 z_{out}}{(z_{out}^2 - z_0^2) \sinh \gamma l + 2z_0 z_{out} \cosh \gamma l} & \frac{(z_{out}^2 - z_0^2) \sinh \gamma l}{(z_{out}^2 - z_0^2) \sinh \gamma l + 2z_0 z_{out} \cosh \gamma l} \end{bmatrix} \quad (12)$$

where Z_{out} is the characteristic impedance of the transmission line, Z_o is the port impedance of the network analyzer, $\gamma = \frac{2\pi f}{c}$ (for a generalized lumped-element model of a transmission line) is propagation constant of the line and l is length of the line. Since transmission lines are symmetrical and reciprocal networks $S_{11} = S_{22}$ and $S_{12} = S_{21}$. Using an HP COMPAC laptop with 4 GHz RAM, simulation time test result obtained is as summarized in Figure 12. It is evident that the developed model is faster; hence channel can now be substituted by an empirical equation as against S-parameter data set out of EM-simulation tool which helps to speed up simulation/design of circuit or system.




Figure 12. Speed test result

5. CONCLUSION

This paper proposed a new and faster signal loss/attenuation model for SerDes wireline channel modeling or high-speed links for electronic circuits and systems design. In this article, an analytical wireline model is presented to predict electronic path loss towards adequate designs of electronic circuits and systems. An open loop system analysis is adapted in this paper. Our model was tested against different channels: a legacy channel with via stub discontinuity and FR4 dielectric, and a more recent microwave-engineered channel without stub and NELCO 6,000 dielectric, a very good matching attained. Good agreement was observed between our model and electromagnetic full-wave simulation data; as a result, showed high level of applicability to thin-film microstrip line for adequate circuit design. The resulting model shows high level of agreement with full wave EM simulation data and therefore applicable to thin-film microstrip line interconnecting/coupling. This model is simple, faster and suitable for adequate circuits and systems link design.




REFERENCES

- [1] V. Stojanović and M. Horowitz, "Modeling and analysis of high-speed links," *IEEE Custom Integrated Circuits Conference*, September 2003, doi: 10.1109/TADVP.2009.2024212.
- [2] K. Kang, J. Brinkhoff, J. Shi, and F. Lin, "On-chip coupled transmission line modeling for millimeter-wave applications using four-port measurements," *IEEE Trans. on Advanced Packaging*, vol. 33, February 2010.
- [3] V. Stojanović, "Channel-limited high-speed links: modeling, analysis and design," *A Dissertation Submitted to the Department of Electrical Engineering and the Committee on Graduate Studies of Stanford University*, September, 2004.
- [4] O. J. Famoriji *et al.*, "Wireless interconnect in multilayer chip-area-network for future multimaterial high-speed," *Wireless Communications and Mobile Computing*, 2017, 2017, doi: 10.1155/2017/6083626.
- [5] M. Sung, W. Ryu, H. Kim, and J. Kim, "An efficient crosstalk parameter extraction method for high-speed interconnection lines," *IEEE Trans. on Advanced Packaging*, vol. 23, May 2000, doi: 10.1109/6040.846625.
- [6] L. F. Tiemeijer, R. M. T. Pijper, R. J. Havens, and O. Hubert, "Low-loss patterned ground shield interconnect transmission lines in advanced IC processes," *IEEE Trans. on Microwave Theory and Techniques*, vol. 55, March 2007, doi: 10.1109/TMTT.2007.891691.
- [7] R. Achar and M. S. Nakhla, "Simulation of high-speed interconnects," *Proceedings of the IEEE*, vol. 89, no. 5, pp. 693-728, May 2001, doi: 10.1109/5.929650.
- [8] A. Veluswami, M. S. Nakla, and Q. Zhang, "The application of neural networks to em-based simulation and optimization of interconnects in high-speed VLSI circuits," *IEEE Transactions on Microwave Theory and Techniques*, vol. 45, no. 5, May 1997, doi: 10.1109/22.575595.
- [9] Y. Eo, S. Shin, W. R. Eisenstadt, and J. Shim, "A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switching," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 23, 2004, doi: 10.1109/TCAD.2004.831571.
- [10] J. Rubinstein, P. Penfield, and M. A. Horowitz, "Signal delay in RC tree networks," *IEEE Trans. on Computer-Aided Design*, vol. 2, pp. 202–211, Mar. 1983, doi: 10.1109/TCAD.1983.1270037.
- [11] D. Zhou, S. Su, F. Tsui, D. S. Gao, and J. S. Cong, "A simplified synthesis of transmission lines with a tree structure," *Int. J. Analog Integrated Circuit Signal Processing*, vol. 5, pp. 19–30, Jan. 1994, doi: 10.1007/BF01673903.
- [12] E. Chiprout and M. S. Nakhla, "Asymptotic waveform evaluation and moment matching for interconnect analysis," *Norwell, MA: Kluwer*, 1993, doi: 10.1007/978-1-4615-3116-6.
- [13] A. R. Djordjevic, T. K. Sarkar, and R. F. Harrington, "Time-domain response of multiconductor transmission lines," *Proc. IEEE*, vol. 75, pp. 743–764, June 1987, doi: 10.1109/PROC.1987.13797.
- [14] R. Griffith, E. Chiprout, Q. J. Zhang, and M. S. Nakhla, "A CAD framework for simulation and optimization of high-speed VLSI Interconnections," *IEEE Trans. Circuits Syst. I*, vol. 39, pp. 893–906, Nov. 1992, doi: 10.1109/81.199888.
- [15] L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," *IEEE Trans. Computer-Aided Design*, vol. 9, pp. 352–366, Apr. 1990, doi: 10.1109/43.45867.
- [16] J. E. Bracken, V. Raghavan, and R. A. Rohrer, "Interconnect simulation with asymptotic waveform evaluation (AWE)," *IEEE Trans. Circuits Syst. I*, vol. 39, pp. 869–878, Nov. 1992, doi: 10.1109/81.199886.
- [17] M. Gilligan and S. Gupta, "A methodology for estimating interconnect capacitance for signal propagation delay in VLSI's," *Microelectron J*, vol. 26, pp. 327–336, May 1995, doi: 10.1016/0026-2692(95)98934-J.
- [18] U. Choudhury and A. Sangiovanni-Vincentelli, "Automatic generation of analytical models for interconnect capacitances," *IEEE Trans. Computer-Aided Design*, vol. 14, pp. 470–480, Apr. 1995, doi: 10.1109/43.372374.
- [19] A. H. Zaabab, Q. J. Zhang, and M. S. Nakhla, "A neural network approach to circuit optimization and statistical design," *IEEE Trans. on Microwave Theory Tech.*, vol. 43, pp. 1349–1358, June 1995, doi: 10.1109/22.390193.




- [20] H. Oraizi and N. V. Shahmirzadi, "Frequency and time-domain analysis of a novel UWB reconfigurable microstrip slot antenna with switchable notched bands," *IET Microw. Antennas Propag.*, vol. 11, no. 8, pp. 1127-1132, 2017, doi: 10.1049/iet-map.2016.0009.
- [21] A. D. Fund *et al.*, "Metal layer losses in thin-film microstrip on LTCC," *IEEE Transactions on components, packaging and manufacturing technology*, vol. 4, no. 12, December, 2014, doi: 10.1109/TCPMT.2014.2359182.
- [22] M. Qudrat-E-Maula and L. Shafai, "Low-cost, microwave-fed printed dipole for prime focus reflector feed," *IEEE Trans. Antenna Prop.*, vol. 60, no. 11, pp. 5428-5433, Nov, 2012, doi: 10.1109/TAP.2012.2208170.
- [23] S. K. Podilchak, A. P. Murdoch, and Y. M. M. Antar, "Compact, microstrip-based folded-shortened patches," *IEEE Antennas and Propagation Magazine*, 2017.
- [24] A. Katyal and A. Basu, "Analysis and optimisation of broadband stacked microstrip antennas using transmission line model," *IET Microw. Antennas Propag.*, vol. 11, no. 1, pp. 81-91, 2017, doi: 10.1049/iet-map.2016.0112.
- [25] D. M. Pozar, "Microwave engineering," *John Wiley and Sons, INC* Second Edition, 1998.
- [26] F. Schnieder and W. Heinrich, "Model of thin-film microstrip line for circuit design," *IEEE Trans. on Microwave Theory and Techn.*, vol. 49, pp. 104-110, January 2001, doi: 10.1109/22.899967.

BIOGRAPHIES OF AUTHORS



Oluwole John Famoriji    (Member, IEEE) received the B.Tech. degree in Electrical And Electronic Engineering from Ladoke Akintola University of Technology, Ogbomosho, Nigeria, in 2009, the M. Eng. degree in Communications Engineering from the Federal University of Technology Akure, Akure, Nigeria, in 2014, and Ph.D. degree in electronic science and technology from the University of Science and Technology of China (USTC), Hefei, China, in 2019. His research interests include signals and systems, array processing, antenna and propagation. Dr. Famoriji is a recipient of one of the best papers and oral presentation award of the 2018 IEEE International Conference on Integrated Circuits and Technology Applications (ICTA), Beijing. He also received the 2016 Innovation Spirit Award of the micro/nano electronics system integration center and institute of microelectronics Chinese academy of science (MESIC-IMECAS). He can be contacted at email: famoriji@mail.ustc.edu.cn.



Thokozani Shongwe    received the B.Eng. degree in Electronic Engineering from the University of Swaziland, Swaziland, in 2004 and the M.Eng. degree in Telecommunications Engineering from the University of the Witwatersrand, South Africa, in 2006 and the D.Eng. degree from the University of Johannesburg, South Africa, in 2014. He is currently an Associate Professor at the University of Johannesburg, department of electrical and electronic engineering Technology. He is a recipient of the 2014 University of Johannesburg Global Excellence Stature (GES) award, which was awarded to him to carry out his postdoctoral research at the University of Johannesburg. In 2016, Prof T. Shongwe was a recipient of the TWAS-DFG Cooperation Visits Programme funding to do research in Germany. Other awards that he has received in the past are: the post-graduate merit award scholarship to pursue his master's degree at the University of the Witwatersrand in 2005, which is awarded on a merit basis; In the year 2012, Prof. Shongwe (and his co-authors) received an award of the best student paper at the IEEE ISPLC 2012 (power line communications conference) in Beijing, China. Prof T. Shongwe's research fields are in digital communications and error correcting coding. His research interests are in power-line communications; cognitive radio; smart grid; visible light communications; machine learning and artificial intelligence. He can be contacted at email: tshongwe@uj.ac.za.