

## Datasets design of gate diffusion input based pipeline architecture for numerically controlled oscillator

Ramana Reddy Gujjula<sup>1</sup>, Chitra Perumal<sup>2</sup>, Prakash Kodali<sup>3</sup>, Bodapati Venkata Rajanna<sup>4</sup>

<sup>1</sup>Department of Electronics and Communication Engineering, Research Scholar,  
Sathyabama Institute of Science and Technology, Chennai, India

<sup>2</sup>Department of Electronics and Communication Engineering, Faculty of Engineering,  
Sathyabama Institute of Science and Technology, Chennai, India

<sup>3</sup>Department of Electronics and Communication Engineering, Faculty of Engineering,  
National Institute of Technology Warangal, Telangana, India

<sup>4</sup>Department of Electrical and Electronics Engineering, Faculty of Engineering,  
Varaprasad Reddy Institute of Technology, Sattenapalli, India

### Article Info

#### Article history:

Received Sep 6, 2021

Revised Feb 1, 2022

Accepted Feb 10, 2022

#### Keywords:

32-bit counter

Coherent control

Gate diffusion input

Index compute

Look up table

Numerically controlled

oscillator

Phase separation

### ABSTRACT

Gate diffusion input (GDI) is a technique, which enables reducing power consumption, area and delay in the digital circuits significantly, at the same time maintains low complexity of the logical design. This paper focuses on the analysis and interpretation of the design and implementation of GDI-based pipeline architecture for numerically controlled oscillator (NCO) using look up table (LUT). Based on the input signal and the alternate signal, this phase separation will separate the phase difference signal. The NCO generates a frequency and phase harmonized output signal with an antecedence fixed frequency clock. The 32-bit counter then compares the current count to the value stored in the compare register. Here the Coherent control comes into picture. It controls the carrier synchronizer by employing data from the 32-bit counter and the obtained data will be saved. It is updated and advanced using the third peer group of frequency synthesis technology. The test outcomes are accompanied with the theoretical concept and reproduced the results. The main objective of GDI-based pipeline architecture for NCO using LUT is to reduce the usage of metal oxide semiconductor field effect transistors (MOSFET's). NCO is an indispensable component in many digital communication systems linked to modems, software-defined radios, and digital radio, digital down/upconverters for cellular and personal communications service base stations.

*This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.*



### Corresponding Author:

Chitra Perumal

Department of Electronics and Communication Engineering, Faculty of Engineering

Sathyabama Institute of Science and Technology

Chennai, India

Email: chitra.jegatheesan@gmail.com

## 1. INTRODUCTION

Numerically controlled oscillator (NCO) is a digitally functioned signal generator, which is directed as an immediately advanced synthesizer. As compared with the conventional strategies, NCO offers numerous advantages, including a massive output relative transmission capacity, fine recurrence goal, and rapid tuning capability. In addition to this, NCO has two deficiencies such as large yield prod and tight yield transmission capacity [1]. Earlier, as a significant part of the computerized correspondence frameworks, NCO was being generally utilized and investigated. There are two concerns to be fathomed, together with the

time frame and area. The resources of FPGA are restricted i.e. the entire setup in the NCO is the accuracy mode whose sizes have an incredible connection with false presentation. The advantages of NCO over other types of oscillators reflect in terms of quickness, authenticity, stability, and accuracy. To diminish the deceptive signs of NCO, the pieces of the stage aggregator and the width of the accuracy table should be considered under the circumstances. Concurring the sine wave signal and out phase cosine wave evenness, quarter-wave balance can be abused to bring about more asset proficient execution [2].

The waveform stage is exceptionally significant in fast remote applications like radar, media transmission frameworks, instrumentation, and numerous different fields. The principal waveform generators utilized the direct analog synthesizers (DAS). The synthesizer is obtained by adding frequencies from non-linear oscillations and sounds. The most widely used basic waveform synthesizers utilize the stage identifier, a numerically controlled oscillator, a simple phase-locked loop (PLL) [3], [4]. These simple waveform synthesizers had average exchanging time with weak recurrence goal, less adaptability, and less flexibility. In present days field programmable gate arrays (FPGAs) are quite well known for accomplishment of advanced circuits because of an ideal opportunity to advertise, simple for programming at the customer level contrasted with application-specific integrated circuit (ASIC). So, the usage of the oscillators on FPGA makes the gadget exceptionally productive. In addition, the principal center was around the age of the sine wave just yet various waveform ages will expand the district of use. Very high-speed hardware description language (VHDL), hardware description language is commonly utilized. Numerically controlled oscillator was constructed for utilizing read-only memory (ROM) with tests a sine wave spared in it sine look up table (LUT) [5]. Coordinate rotation digital computer (CORDIC) algorithm is an improved, very powerful and efficient algorithm, that produces one extra bit of accuracy for each iteration [6]. Direct digital synthesis (DDS) in light of numerically controlled oscillators is the most predicted strategy for generating semi periodic sinusoidal signals whenever a high recurrence goal, quick changes in recurrence, and stage with high otherworldly virtue of the output signals are required [7]. The representation of NCO in sign quality and stability when contrasted with different strategies, e.g: voltage-controlled oscillators (VCO) by significant equipment multifaceted nature and a recurrence limit by Nyquist hypothesis.

Figure 1 represents the basic block diagram of NCO having four blocks for signal generation. The NCO proceeds with signals at a specific recurrence control word, which decides the stage of operation [8]. When it is set, then it determines the sign of recurrence to be delivered. Stage gatherer yield consistently has appropriate parallel words speaking to the moment stage to look into table capacity.



Figure 1. Basic block diagram of a NCO for signal generation with frequency control word text box

The NCO will comprise of stage gatherer and stage to abundance converter [9]. This stage converter is actually LUT, which converts phase to amplitude. Using the complementary metal oxide of semiconductors, all the digital and analog designs can be fabricated. Apart from this, it organizes a ring oscillator associated with a circle from the remainder of that yield stage and is given to the first stage's contribution. The ring oscillators have been intended for various stages. Because of different preferences, complementary metal oxide semiconductor (CMOS) innovation is broadly utilized in business applications [10]. Dependability is another remarkable boundary parameter that is likewise required for planning of low force circuit. The incremental functions are performed with a straightforward CORDIC extension [11]. In this vast, majority of the computerized and electronic frameworks show oscillatory conduct. Oscillators have now gotten the most significant of every advanced segment, the optical gadgets of a correspondence framework [12]. Size of the electronic gadgets is diminished enormously after the presentation of the incorporated circuit of the innovation.

While structuring any collaborative innovation and incorporated chip, planners need to deal with specific boundaries. They are power utilization, speed, silicon territory, and the ring oscillator's delay is a shunt circle. The circuit must fulfill the Barkhausen criterion, which measures to give the oscillation and support the circuits to increase the voltage [13]. It must have the move around a stage of  $2\pi$ . The DC reversal gives  $\pi$  stage move; the move of residual stage  $\pi$  is separated similarly among the phases in the ring oscillator. So, each postponement provides stage deferral of  $\pi/N$ , where N is referred as the number of several stages in an oscillator.

## 2. STATE OF THE ART

Ireneusz Janiszewski, Bernhard Hoppe, and Hermann Meuth proposed a crossbreed work for the generation of sine wave with high-accuracy NCOs, which joins conventional LUTs iterative methods of the CORDIC calculation. This paper results with SNR of 92 dB with a word length of 16-bits. Gopal D. Ghiwala, Pinakin P. Thaker, Gireeja D. Amin proposed the reenactment and combination of signal generation with numerical control. The design and realization of numeric control basic oscillator incorporate phase accumulator and a look-up table. In this paper proposed framework is a plan for yield recurrence of 2.5 MHz with 24 bits word length. Snehal Gaikwad, Kunal Dekate suggested direct digital synthesizer is done at clock recurrence, which is determined as a standardizing esteem comparative with clock rate given. A double oscillator subsequently upholds the variable width, phase tweak and client characterized recurrence goal with 5 MHz yield recurrence. Matt Bergeron and Alan N. Willson proposed engineering technique that utilized a point pivot calculation. This calculation was being used for the stage to quantify the change. The design used a stage collector of 32 cycles, and the clock frequency is 1 GHz, which gives a yield recurrence of 400 MHz on Xilinx Virtex rendition 7 FPGA.

The size of electronic gadgets has been extraordinarily diminished after the presentation of the incorporated circuit innovation. While structuring any coordinated chip, architects need to deal with specific some boundaries such as power utilization, speed, and silicon regions. The invention of corresponding metal oxide semiconductors is broadly utilized to develop the coordinated circuits, as CMOS circuits give very low power utilization and littler area. To actualize any advanced circuit like CMOS, metal oxide semiconductor field effect transistor (MOSFET), and N-type and P-Type transistors are utilized. As a result of the different favorable circumstances, CMOS innovation is broadly used in various business applications. Unwavering quality is another significant boundary that is likewise required for structuring a low power circuit.

In this generation, the vast majority of the advanced electronic frameworks show oscillatory conduct. Oscillators have now become the most significant gadgets of all advanced, correspondence frameworks of entire sight. The CMOS will control the recurrence of yield [14]. A numerically controlled oscillator is a shut circle circuit comprising phases of various odd inverters indistinguishable, a circuit of shaping criticism [14]. The last phase of yield from the criticism is equivalent to the information motions which are wanted. To begin the activities, it needs just flexibility of vitality, and then after that, it works all alone. Furthermore, the swaying of recurrence can be changed either by providing the voltage to the phases of number. The scaling recurrence is another significant factor in oscillators of low vitality PCs of versatility. The numerically controlled oscillator is concocted by utilizing the plans of chip systems as they possess the territory of fewer chips [15]-[17].

It can produce the two sources of information and the yields of unmistakable quadrature. In any case, the exhibition of the particular clamor of the ring is inadequate because of the nature of the low factor. The oscillating signals are seen in electrical systems of different types. An oscillating signal can be used as a clock signal to synchronize the digital electronic system of an operation. The signals are used in the communication systems of radio and data transmission. Electronic oscillators are designed to create these signals to process data in communication and real-time systems linear/harmonic and non-linear/relaxation models are basic types of oscillators used in communication [18]-[20].

A relaxation oscillator is a type of numerically controlled oscillator that contains several odd inverters creating alternating between low & high voltage of the non-sinusoidal signal [21]. The last inverter's output is connected to the first inverter, there comes the name "ring" oscillator from this detail. Numerically controllable oscillators are attractive for many reasons, including their simple low operating voltage [22]. The last reason is quite essential i.e., by lowering the clock signal's power consumption, the whole digital energy consumption system can be reduced. Changing the voltage supply can vary the power of a numerically controllable oscillator, although this will change the circuit frequency. The designs of very-large-scale integration are widely used because of their high performance and need to manufacture even smaller designs [23]. Hence, the optimizing scale designs of nanometers for the trade-off between the solution's performances in the integrated circuits. The initial voltage should be low and maintain the propagation at a low power supply to the NCO module to generate a sine wave at any desired frequency [24], [25].

## 3. NUMERICALLY CONTROLLED OSCILLATOR CONCEPTUAL STRUCTURE

To understand the operation of numerically controllable oscillator, first all should understand the delay of the gate, which is shown in Figure 2. In the device, no gate can switch at once on the physical design. CMOS is a device that consists of several transistors. For example, before the current flow will be between the drain and source, the gate must be charged with the capacitance. After the input has changed, the inverter of every output in the numerically controllable oscillator will change the amount of finite time. It is seen that more inverters increase the gate of total delay, and it reduces the oscillation frequency [7]-[9]. The time delay of the numerically controlled oscillator is an oscillator member. The amplifier input, output with the delay element, the

inverting amplifier consists of a time-delay oscillator. At the intended oscillation frequency, the amplifier must gain greater than 1. We should consider the initial phase, where the amplifier's voltage is momentarily balanced at a stable point by the input and output. Figure 2 shows the conceptual structure of a numerically controlled oscillator. A wide range of frequencies with periodic output nature signals will be generated with NCOs at very low power. Phase lag signal was considered herein and expressed in (1).

$$Y [n] = \cos (\varphi[n]) \tag{1}$$

$$\varphi[n] = 2\pi f_0 n + \theta_0 \tag{2}$$

$$y[n] = \cos (2\pi f_0 n + \theta_0) \tag{3}$$




Figure 2. Numerically controlled conceptual oscillator structure

However, suppose the frequency of the signal and its phase are changing with n. In that case, the instantaneous frequency  $f_i[n]$  provides the increment for  $\varphi[n]$  to overcome the change, which must be accumulated over time. For the nth sample, the instantaneous phase offset  $\theta_i[n]$  provides an offset value to the limit range:

$$\varphi_1[n] = \varphi_1[n - 1] + 2\pi f_i[n] \tag{4}$$

$$\varphi[n] = \varphi_1[n] + \theta_i[n] \tag{5}$$

the amplifier raises the noise in a small amount. The lower output voltage signal change will be dispensed to the input amplifier after passing through the delay elements of this time. The negative gain should be greater than 1 of the amplifiers, and the output will be in the opposite direction to the input voltage. The more considerable amount of the input value will change, and it is greater than 1. The amplified and the reversed signal should widely spread from the time delay through the output. It will be input back and then amplified, and inverted are again. In the sequential loop, the wave signal is a square, and the amplifier output result with each square wave of the equal half period with the bounded time delay. It will grow until the amplifier of voltage output reaches its specified limits, and then stabilize the square wave. The wave grows from exact analysis noise; it will show that the initial and the square may not succeed. As the amplifier reaches its output limits, it will become square. Another version of the oscillator delay is the numerically controlled oscillator. The numerically controllable oscillator uses the number of odd inverters, the single amplifier effect of an inverting greater is than one. Hence the name numerically controlled oscillator is having a delay rather than the single element.

It contributes to the inverter of each signal of the ring of inverters of the delay cells. Adding the numerically controllable oscillator pair increases the inverters of delay cells total, the frequency decreases the oscillator. The changes in each inverter delay's supply voltage will reduce the typical higher voltage and increase the delay oscillator frequency. The Bratislava of frequency stability has described some methods that improves the consumption of power. The included numerically controllable oscillator has the quantity of postponing stages, with the last step and the yield is taken care of going into the main info. This voltage-controlled oscillator of current starved by utilizing a numerically controllable oscillator is planned, and all the activities are happening like that. To the structure, there are numerous topologies of the voltage-controlled oscillator. A portion of the LC-based oscillator of the voltage-controlled oscillator. The VCO is dependent upon the numerically controlled oscillator, the relaxation oscillator is dependent upon the voltage-controlled oscillator. The power supply is a measure of the impact of various voltage variations on circuits' reactions.

According to the change, the percentage is defined by the oscillation frequency to the voltage supply. The sensitivity of supply decreases the frequency with an increase. At the higher operating frequency, the sensitivity falls below the negative to a zero value. The design of modern complementary metal-oxide

semiconductors is based on power reduction principle and the circuit design is stable. The power consumption of voltage-controlled oscillator is significantly less than the numerically controlled oscillator. The current estimation of area and the voltage-controlled oscillator are substantially less than the selected NCO.

#### 4. GDI PIPELINE ARCHITECTURE FOR NCO USING LUT

Figure 3 shows gate diffusion input (GDI) based pipeline architecture block diagram for NCO using LUT. This phase separation will autonomous the phase difference signal based on the oscillated input signal. NCO generates a phase tunable output signal with a precision fixed-frequency clock to use in a 32-bit counter. 32-bit counter will compare the current count to the value stored in compare register. Coherent control will control the carrier synchronizer by employing data from the 32-bit counter. The index will save the obtained data after controlling.




Figure 3. Block diagram of GDI-based pipeline architecture for NCO using LUT

An FPGA register is a type of memory that utilizes a progression of flip-flop to store the individual pieces of a paired word, for example, a byte (8 bits) of information. The length of the put away paired word depends on the flip-flop quantity that makes up the register. A lookup table, otherwise called LUT, is utilized in PC programming that holds esteems that would somehow to be determined. The table might be physically populated when the program is composed, or the program may populate the table with values as it figures them. Different oscillations provide the same range of frequency signal which is used in the inverter addition stages. In the process, the addition of more inverting steps leads to propagation delay rise. The oscillation frequency is added by the propagation delay through a number of process steps in GDI based pipelined architecture. The delay of propagation not acceptable to generate the particular signal, after adding few inverting stages. The power factor measurement is essential and needed to be estimated in the design of VLSI. The dissipation factor will increase in power in the circuits by adding more inverting stages.

Less frequency and a more stable signal can be produced based on complementary metal-oxide semiconductors by adding a number of delay cells. The dissipation factor is reduced, thereby using less energy. In many communication areas, the frequency is varied from gigahertz to megahertz by varying the VCO. Small frequency ranges of oscillation signals are applied explicitly. It is achieved by using voltage-controlled oscillators. Complexities in manufacturing, Dynamic mode power consumption, and noise phrases are overcome by using the system. Design of voltage controlled oscillator having ideal characteristics, provides low power consumption, high gain, and a significant improvement in frequency linearity.

Converting an input voltage into a particular frequency component for radio wireless communication systems is a main considerable element. This conversion and process can be made through a frequency selective NCO. The typical voltage-controlled frequency can be generated through two types. One is a waveform oscillator, and another one is a resonant oscillator. The voltage-controlled oscillator has control to hold the range of values. The circuitry clock output required for the design is afforded by the numerically controlled oscillator. Varying component ranges will adjust the PLL frequency filter. With the aid of an inverter, reverse osmosis is regulated by a current with similar oscillations. The proposed system is used for designing phase separation blocks. Wafers that act like line structures of tests using reverse osmosis-wafer testing manufacturing process in measuring effects during manufacturing.

#### 5. RESULTS AND DISCUSSION

Table 1 shows a comparative analysis and the synthesis report of LUT-based NCO and CORDIC-based NCO. As compared to both it is obtained that the LUT-based NCO gives more effective results. From the below table it is certainly observed that the LUT based NCO require a smaller number of LUTs than the CORDIC based NCO, simultaneously the gate count is also less in case of LUT based NCO. The PIE Utilization of 4 inputs LUT, Slices and Gates in LUT based NCO and CORIC based NCO is shown in Figure 4.

Table 1. Synthesis report of LUT-based NCO and CORDIC based NCO

S. No	Name of the parameter	LUT based NCO	CORDIC based NCO
1	4-input LUT	300	411
2	Slices	161	239
3	Gate count	3224	4113




Figure 4. PIE utilization of 4 input LUT, slices, and gates in LUT based NCO and CORDIC based NCO

Table 2 shows the summarized analysis of LUT-based NCO and CORDIC-based NCO. In this locking time, phase angle and tracking range values are compared with each other. But, LUT-based NCO offers a more productive output. Figure 5 shows the pictorial representation of the above table for the parameters locking time, phase angle, and tracking range of LUT-based NCO and CORDIC-based NCO, which gives a logical understanding.

Table 2. Synthesis report of LUT-based NCO and CORDIC based NCO

S. No	Name of the parameter	LUT based NCO	CORDIC based NCO
1	Locking time	11.735 $\mu$ s	16.975 $\mu$ s
2	Phase angle	53 deg.	21 deg.
3	Tracking range	~75 MHz	~64 MHz




Figure 5. Locking time, phase angle, and tracking range of LUT-based NCO and CORDIC-based NCO

Table 3 shows the comparison of chip level configuration for LUT based NCO and CORDIC based NCO. Table 4 shows the Synthesis report of LUT-based NCO and CORDIC Based NCO. The parameters of voltage, mean square errors and Noise Spectrum for LUT based NCO and CORDIC based NCO are explained in Table 4.

Table 3. Synthesis report of LUT-based NCO and CORDIC based NCO

S. No	Name of the parameter	LUT based NCO	CORDIC based NCO
1	Chip area	1.7 x 1.7 mm <sup>2</sup>	6.2 x 6.2 mm <sup>2</sup>
2	Transistor Count	3,900	7,600
3	Power supply	+5 v	+5 v
4	Package	40-pin ceramic DIP	20-pin ceramic DIP
5	Power consumption	850 mW @700 MHz	920 mW @800 MHz
6	Maximum clock rate	700 MHz	900 MHz

Table 4. Synthesis report of LUT-based NCO and CORDIC based NCO

S. No	Name of the parameter	LUT based NCO	CORDIC based NCO
1	Voltage	1.2 V	1.45 V
2	Mean square errors	Errors are very less	More errors are obtained
3	Noise spectrum	Less noise is obtained	High noise is obtained

## 6. CONCLUSION

The article investigates both LUT based NCO and CORDIC based NCO in terms of their productivity and parameters. Various parameters are examined, and it is experimentally obtained that effective response can be realized through LUT-based NCO. Relevant parameters are studied, which are shown in the results. The numeric input clock range used in 700 MHz, is the maximum reported by the GDI NCO chip. NCO is digital and results at high resolution, tunable to various ranges of frequencies along with open-loop control linearization results. Digital methods are suitable along with an analog approach. Locking angle, phase angle, power consumption, and tracking range parameters are less in LUT-based NCO models. Advanced techniques with good circuit design can conjunction with GDI technology, and an NCO model device with clock rates of more than 1 GHz is indeed possible for high-end applications. All these investigations and analysis verified the productivity and constructive capability of the LUT based NCO over the CORDIC based NCO. In future LUT based NCO can be extended by using 19nm GDI technology and fin field-effect transistor (FINFET) technology.




## REFERENCES

- [1] R. E. Best, "Phase-Locked Loops: design, simulation, and applications," 5th ed. New York; McGraw-Hill, 2016.
- [2] W. T. Lin and D. C. Chang, "The extended kalman filtering algorithm for carrier synchronization and the implementation," In *2006 IEEE International Symposium on Circuits and Systems*, 2016, doi: 10.1109/ISCAS.2006.1693514.
- [3] K. Gunnam, K. Chadha, and M. Yearly, "New optimizations for carrier synchronization in single carrier systems," *Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing*, 2005, vol. 5, pp v/661–v/664, Mar. 2015, doi: 10.1109/ICASSP.2005.1416390.
- [4] R. R. Stephens, *Phase-Locked Loops for Wireless Communications: Digital, Analog and Optical Implementations*, Second Edition, New York; Kluwer Academic Publishers, 2012.
- [5] S. Kadam, D. Sasidaran, A. Awawdeh, L. Johnson, and M. Soderstarnd, "Comparison of various numerically controlled oscillators," In *The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002*, Aug. 2012, pp. 200-202, doi: 10.1109/MWSCAS.2002.1187005.
- [6] R. J. Andraka, "A survey of CORDIC algorithms for FPGA based computers," In *Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays*, Feb. 2011, pp. 191–200, doi: 10.1145/275107.275139.
- [7] L. Yi, Y. Yuan, Y. Ningmei, and G. Yong, "The application of a novel direct digital frequency synthesizer for the IP core design of all digital three phase SPWM generator," In *The 4th International Power Electronics and Motion Control Conference, 2004. IPEMC 2004*, 2004, vol. 2, pp.730-733,
- [8] C. N. Ke, C. Y. Huang, and C. P. Fan, "An adaptive carrier synchronizer for M-QAM cable receiver," *IEEE International Conference on ICCE*, vol. 49, no. 4, pp. 983-989, 2003, doi: 10.1109/TCE.2003.1261185.
- [9] V. Lesnikov, A. Chastikov, D. Garsh, and T. Naumovich, "Numerically controlled linear chirp oscillator," In *2016 5th Mediterranean Conference on Embedded Computing (MECO)*, 2016, pp. 226-229, doi: 10.1109/MECO.2016.7525747.
- [10] J. Yuan and C. Svensson, "High-speed CMOS circuit technique," *IEEE Journal of Solid-State Circuits*, vol. 24, pp. 62-70, Feb. 2008, doi: 10.1109/4.16303.
- [11] J. E. Volder, "The CORDIC trigonometric computing technique," *IRE Transactions on Electronic Computers*, vol. 8 no. 3, pp. 330-334, 2009, doi: 10.1109/TEC.1959.5222693.
- [12] J. Yuan, C. Svensson, F. Lu, and H. Samueli, "A high speed pipelined CMOS accumulator for implementing numerically controlled oscillators," *IEEE International Symposium on Circuits and Systems*, pp. 113-116, 1990, doi: 10.1109/ISCAS.1990.111931.
- [13] J. Hauenschild, H.-M. Rein "Influence of transmission-line interconnections between gigabit-per-second ICs on-time jitter and instabilities," *IEEE Journal of Solid-State Circuits*, vol. 25, no. 3, pp. 763-766, Jun. 1990, doi: 10.1109/4.102673.
- [14] 300 MHz ECL IOOK 28-bit Resolution Numerically Controlled Oscillator, STEL-21 72 Data Sheet, Stanford Telecommunications, Inc., July 2004.
- [15] "32-bit DDS Phase Accumulator, 1.0 GHz Clock Rate, IOG102 Data Sheet," GigaBit Logic, Inc., May 2003.
- [16] W. Song and Q. Yao, "Design and implement of QPSK modem based on FPGA," In *2010 3rd International Conference on Computer Science and Information Technology*, 2010, doi: 10.1109/ICCSIT.2010.5564000.
- [17] M. L. Welborn, "Direct waveform synthesis for software radios," In *WCNC. 1999 IEEE Wireless Communications and Networking Conference (Cat. No.99TH8466)*, 1999, doi: 10.1109/WCNC.1999.797817.
- [18] S. Sharma, S. Kulkarni, V. Pujari, M. Vanitha, and P. Lakshminarshimhan, "FPGA Implementation of M-PSK Modulators for Satellite Communication," In *2010 International Conference on Advances in Recent Technologies in Communication and Computing*, 2010, doi: 10.1109/ARTCom.2010.71.
- [19] R. J. Van de Plassche, "CMOS integrated analog to digital and digital to analog converters," in *Springer Science & Business Media*, 2003, Accessed: 28 June 2010. [Online]. Available: <https://link.springer.com/book/10.1007/978-1-4757-3768-4>.
- [20] S. Weanmia, "Implementation of digital IF receiver based on SDR using DSP builder," In *2011 4th IEEE International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications*, 2011, pp. 266-269, doi: 10.1109/MAPE.2011.6156164.
- [21] "Numerically Controlled Oscillator, Lattice Semiconductor Corporation," 2009. Accessed: 28 June 2010. [Online]. Available: <https://www.latticesemi.com/Products/DesignSoftwareAndIP/IntellectualProperty/IPCore/IPCores02/NumericallyControlledOscillator.aspx>




- [22] G. P. Ao, "The Basic Principle and FPGA Implementation of NCO," In *2012 Second International Conference on Instrumentation, Measurement, Computer, Communication and Control*, Dec. 2012, doi: 10.1109/IMCCC.2012.28.
- [23] A. I. Ahmed, S. H. Rahman, and O. A. Mohamed, "FPGA Implementation and Performance Evaluation of a Digital Carrier Synchronizer using Different Numerically Controlled Oscillators," In *2007 Canadian Conference on Electrical and Computer Engineering*, 2007, pp. 1243-1246, doi: 10.1109/CCECE.2007.317.
- [24] F. Lu, H. Samuelli, J. Yuan, and C. Svensson, "A 700-MHZ 24-Bit Pipelined Accumulator In 1.2-Um CMOS For Application as A Numerically Controlled Oscillator," *IEEE Journal of Solid-State Circuits*, vol. 28, no. 8, pp. 878-886, 1993, doi: 10.1109/4.231324.
- [25] J. M. R. Salis, "Spurious performance of direct digital synthesizers generating modulated signals," In *Proceedings of MELECON '94. Mediterranean Electrotechnical Conference*, 1994, doi: 10.1109/MELCON.1994.381103.

## BIOGRAPHIES OF AUTHORS






**Ramana Reddy Gujjula**    is Research Scholar, Department of Electronics and Communication Engineering at Sathyabama Institute of Science and Technology (Deemed to be University) in Chennai, Tamilnadu State. He is working as an associate professor in the Nalanda Group of Institutions since 2007. He received many awards and did thousands of online courses including FDP in prestigious institutions and colleges. He received his post-graduation degree in the specialization of very large-scale integrated circuits concepts at Nalanda Engineering College. He has more than 12 years of teaching experience and taught a variety of updated courses for Post Graduate and Under Graduation levels. He published more than 10 papers in reputed journals and conferences related to current trends and socially relevance. He can be contacted at email: gujjula.ramanareddy@gmail.com.






**Dr. Chitra Perumal**    is Professor, Department of Electronics and Communication Engineering at Sathyabama Institute of Science and Technology (Deemed to be University) in Chennai, Tamilnadu State. She received her doctorate in the specialization of very large-scale integrated circuits concepts at Sathyabama University in September 2014. She has more than 17 years of teaching experience and taught a variety of updated courses for Post Graduate and Under Graduation levels. She published more than 25 papers in reputed journals and conferences related to current trends and social relevance. She can be contacted at email: chitraace.jegatheesan@gmail.com.



**Dr. Prakash Kodali**    is Ph. D. M. Tech from Indian Institute of Science (IISc), Bangalore. His research interests are socially relevant and technology transfer based on Bio-electro-mechatronics area. Core research in flexible electronics and embedded systems. He is working as assistant professor in NIT Warangal, department of E.C.E. He has, more than 10 years research experience in various institutes, startups and companies. He is a technical advisor in IDBR, Microxlabs, Reinvlabs in Bangalore and Hyderabad. He got many awards and rewards from prestigious universities and societies which included young innovator. He is an IETE, IEEE member and published more than 20 papers in various journals and conferences. Developed real time smart devices, systems and won one published patent and 3 more patents filed as full and partial in 2019 on various aspects of research. He conducted various faculty development programs and participant in different areas having learning thrust in new trends. He can be contacted at email: kprakash@nitw.ac.in.



**Bodapati Venkata Rajanna**    received B.Tech degree in Electrical and Electronics Engineering from Chirala Engineering College, JNTU, Kakinada, India, in 2010, M.Tech degree in Power Electronics and Drives from Koneru Lakshmaiah Education Foundation, Guntur, India, in 2015 and Ph.D. in Electrical and Electronics Engineering at Koneru Lakshmaiah Education Foundation, Guntur, India, in 2021. His Current Research includes, Dynamic Modeling of Batteries for Renewable Energy Storage, Electric vehicles and Portable Electronics Applications, Renewable Energy Sources Integration with Battery Energy Storage Systems (BESS), Smart Metering and Smart Grids, Micro-Grids, Automatic Meter Reading (AMR) devices, GSM/GPRS and PLC (Power Line Carrier) Communication and Various modulation techniques such as QPSK, BPSK, ASK, FSK, OOK and GMSK. He can be contacted at email: bv.rajanna@gmail.com.