

## A sub-1V high PSRR OpAmp based $\beta$ -multiplier CMOS bandgap voltage reference with resistive division

Anass Slamti<sup>1</sup>, Youness Mehdaoui<sup>2</sup>, Driss Chenouni<sup>3</sup>, Zakia Lakhliai<sup>4</sup>

<sup>1,2,3,4</sup>Computer and Interdisciplinary Physics Laboratory (L.I.P.I.), USMBA, Morocco

<sup>2</sup>Research team in Electronics, Instrumentation and Measurements, USMS, Morocco

---

### Article Info

#### Article history:

Received Oct 4, 2018

Revised Nov 17, 2018

Accepted Jan 2, 2019

---

#### Keywords:

Bandgap reference

Line regulation

OpAmp

Power supply rejection ratio

Temperature coefficient

---

### ABSTRACT

A sub-1V opamp based  $\beta$ -multiplier CMOS bandgap voltage reference (BGVR) with high power supply rejection ratio (PSRR) and low temperature coefficient (TC) is proposed in this paper. A current mode regulator scheme is inserted to isolate the supply voltage of the operational amplifier (opamp) and the supply voltage of the BGVR core from the supply voltage source in order to reduce ripple sensitivity and to achieve a high PSRR. The proposed circuit is designed and simulated in 0.18- $\mu$ m standard CMOS technology. The proposed voltage reference delivers an output voltage of 634.6mV at 27°C. The measurement temperature coefficient is 22,3ppm/°C over temperature range -40°C to 140°C, power supply rejection ratio is -93dB at 10kHz and -71dB at 1MHz and a line regulation of 104 $\mu$ V/V is achieved over supply voltage range 1.2V to 1.8V. The layout area of the proposed circuit is 0.0337mm<sup>2</sup>. The proposed sub-1V bandgap voltage reference can be used as an internal voltage reference in low power LDO regulators and switching regulators.

Copyright © 2019 Institute of Advanced Engineering and Science.  
All rights reserved.

---

### Corresponding Author:

Anass Slamti,

Computer and Interdisciplinary Physics Laboratory (L.I.P.I.),

USMBA, Fez, Morocco,

B.P 5206 Bensouda-Fez, (+212) 535 65 58 61

Email: slamti.anass@gmail.com

---

## 1. INTRODUCTION

Many analog and mixed integrated circuits, such as low dropout (LDO) regulators [1], switching regulators [2], analog-to-digital converters, digital-to-analog converters, smart sensors and other precise industrial control systems require a fixed voltage reference to be compared to for the sake of reliability and accuracy. This voltage reference also called bandgap voltage reference is a circuit used to generate a fixed voltage, VREF, that is in theory independent of the power supply voltage VDD (where VREF<VDD), temperature and process variations. The classical design of BGVR circuits has commonly an output voltage VREF around 1.25V (close to the theoretical 1.17V bandgap voltage of silicon at 0 K) [3]-[6].

As the technology scales less than 350 nanometers, so do the supply voltages. Recently, the supply voltages tend to be in the range of 0.6V-1.2V. The supply voltage scales with the technology, but the threshold voltage of the transistors does not scale at the same rate. This makes it difficult to incorporate classical design of bandgap voltage reference to operate properly in the low supply voltages. For the low voltage bandgap reference design many approaches have been proposed; resistive divider networks [7-9], current summing and a voltage summing circuits [10], transimpedance amplifier [11], dynamic threshold mosfets [12] and other work [13].

Recent applications such as image sensors using LDO regulators require an accurate voltage reference with very large PSRR value not only in the low frequencies but also in the high frequencies.

To achieve this performance, various works has been proposed [14-18], but the performances of these works are limited in terms of PSRR, especially in the high frequencies.

This work propose a novel technique to improve the value of PSRR of sub-1V bandgap voltage reference circuit which provides an output voltage reference VREF with low TC and high PSRR in wide frequency range compared with related works previously mentioned.

## 2. CONVENTIONAL SUB-1V BANDGAP VOLTAGE REFERENCE

The sub-1V bandgap voltage reference is an analog circuit that provides a stable output voltage less than 1V. This is achieved by adding a voltage, which is proportional to the absolute temperature (PTAT), to a base-emitter voltage of diode connected Bipolar Junction Transistor (BJT) NPN or PNP type which is a complementary to the absolute temperature (CTAT) in order to compensate for its first-order temperature dependency [19].

The conventional sub-1V bandgap voltage reference suitable for low power supply voltages is shown in Figure 1 [7]. He use an OpAmp based  $\beta$ -multiplier architecture with resistive division, where the operational amplifier (OpAmp) will form an inverted feedback loop to enforce the two input nodes X and Y of this OpAmp having the same voltages.

The current mirror is formed by the PMOS transistors M1, M2 and M3 having identical size, so that the currents flowing through this three transistors are the same. The  $\beta$ -multiplier consists of two diode connected NPN transistors Q1 and Q2, with their emitter area ratio being 1:K to provide the required temperature dependent voltage to make the voltage reference circuit.

The output voltage reference VREF is expressed as:

$$V_{REF} = \frac{R_3}{R_2} \cdot (V_{BE1} + \frac{R_2}{R_1} V_T \ln K + \frac{R_2}{R_1} V_{OS}) \quad (1)$$

Where,  $V_{BE1}$  is the base-emitter voltage of BJT Q1 witch has a negative temperature coefficient and represents the CTAT voltage, and  $V_T$  is the thermal voltage ( $V_T=25.9\text{mV}$  at 300K) expressed as :

$$V_T = \frac{k_B T}{q} \quad (2)$$

Where  $k_B$  is the Boltzmann's Constant ( $k_B=1.381 \times 10^{-23} \text{J.K}^{-1}$ ),  $q$  is the electron's charge ( $q=1.602 \times 10^{-19} \text{C}$ ) and  $T$  is the absolute temperature.

$V_{OS}$  presents the input offset voltage of the OpAmp.

$V_T$  has a positive temperature coefficient and represents the PTAT voltage. If we neglect the value of  $V_{OS}$ , the (1) becomes:

$$V_{REF} = \frac{R_3}{R_2} (V_{BE1} + \frac{R_2}{R_1} V_T \ln K) \quad (3)$$




Figure 1. Schematic of Conventional sub-1V BGVR

The temperature behavior of the  $V_{REF}$  is:

$$\frac{\partial V_{REF}}{\partial T} = \frac{R_3}{R_2} \left[ \frac{\partial V_{BE1}}{\partial T} + \frac{R_2}{R_1} \ln K \left( \frac{\partial V_T}{\partial T} \right) \right] \tag{4}$$

A voltage reference independent of the absolute temperature is obtained if  $\frac{\partial V_{REF}}{\partial T} = 0$ , then:

$$\frac{R_2}{R_1} \ln K = - \frac{\partial V_{BE1} / \partial T}{\partial V_T / \partial T} \tag{5}$$

Noted that  $\frac{\partial V_{BE1}}{\partial T} < 0$  and its value depends on the CMOS technology used and can be extracted by simulation, while  $\frac{\partial V_T}{\partial T} > 0$  and its value can easily be calculated.

The conventional sub-1V BGVR using opamp  $\beta$ -multiplier architecture ensures a low temperature coefficient for  $V_{REF}$  but remains very limited in terms of PSRR caused by the input offset voltage problem of the opamp, although some modifications have been proposed to improve the PSRR.

### 3. PROPOSED SUB-1V BANDGAP VOLTAGE REFERENCE

The schematic of proposed sub-1V BGVR is shown in Figure 2. A current mode regulator scheme is inserted to isolate a supply voltage of the opamp and supply voltage of the BGVR core from a supply voltage source  $V_{DD}$  in order to reduce ripple sensitivity and to achieve a high PSRR.

The schematic of the opamp used is shown in Figure 3. A self biased cascode current mirror load is adopted to achieve a high gain [20]. This opamp needs a network compensation to achieve a sufficient phase margin in order to guarantee closed-loop stability. The supply voltage of the opamp is  $V_{REG}$  which is equal to regulate source-drain voltage of  $M_5$ . The proposed sub-1V BGVR needs a start-up circuit shown in Figure 4 to fix it at the proper operation point.




Figure 2. Schematic of proposed sub-1V BGVR




Figure 3. Schematic of opamp and his Bias circuit




Figure 4. Schematic of start-up circuit

**3.1. Analysis and Design of Proposed BGVR Core**

The core of the proposed BGVR uses the same principle of the conventional scheme with some modifications on the resistive voltage divider in order to compensate the error introduced by the input offset voltage of the OpAmp and consequently to have the same voltage level in the X and Y nodes.

The PMOS transistors M1, M2, M3 and M4 have identical size, such that the currents flowing through this four transistors are the same as  $I_{D1} = I_{D2} = I_{D3} = I_D$ . The  $\beta$ -multiplier consists of two diode connected PNP transistors Q1 and Q2, with their emitter area ratio being K:1 to provide the required temperature dependent voltage to construct the voltage reference circuit.

Let us establish the literal expression of the reference voltage VREF generated, we have:

$$V_{REF} = R_3 I_{R_3} \tag{6}$$

Where  $I_{R_3}$  is the current flowing through the resistor R3, it is expressed as:

$$I_{R_3} = I_{R_2} + I_D \tag{7}$$

Where  $I_{R_2}$  is the current flowing through the resistor R2, it is expressed as:

$$I_{R_2} = \frac{V_{R_2}}{R_2} \quad (8)$$

Where  $V_{R_2}$  is the voltage across the resistor  $R_2$ .  
We also have:

$$I_D = I_{R_1} + I_{R_2} \quad (9)$$

And,

$$R_1 I_{R_1} + V_{EB_1} = V_{EB_2} \quad (10)$$

Where  $V_{EB_2}$  is the base-emitter voltage of PNP transistor  $Q_2$ , it is expressed as:

$$V_{EB_2} = V_T \ln \left( \frac{I_{C_2}}{I_{S_2}} \right) \quad (11)$$

Where  $I_{S_2}$  is the transport saturation current of  $Q_2$ , expressed as:

$$I_{S_2} = J_{S_2} A_{E_2} \quad (12)$$

Where  $J_{S_2}$  is the saturation current density of  $Q_2$  and  $A_{E_2}$  is the emitter area of  $Q_2$  and  $V_{EB_1}$  is the base-emitter voltage of PNP transistor  $Q_1$ , expressed as:

$$V_{EB_1} = U_T \cdot \ln \left( \frac{I_{C_1}}{I_{S_1}} \right) \quad (13)$$

Where  $I_{S_1}$  is the transport saturation current of  $Q_1$ , expressed as:

$$I_{S_1} = J_{S_1} A_{E_1} \quad (14)$$

Where  $J_{S_1}$  is the saturation current density of  $Q_1$  and  $A_{E_1}$  is the emitter area of  $Q_1$ .

We have:

$$A_{E_1} = K A_{E_2} \quad (15)$$

The transistors  $Q_1$  and  $Q_2$  have the same transport saturation current, as a result, the saturation current density  $J_{S_1}$  is  $K$  times larger than the saturation current density  $J_{S_2}$ . By substituting (11), (12), (13), (14) and (15) in (10), we find:

$$I_{R_1} = \frac{V_T \ln K}{R_1} \quad (16)$$

Note that the current  $I_{R_1}$  forms the PTAT current and is usually symbolized by  $I_{PTAT}$ .

We also have:

$$V_{R_2} = V_{EB_2} - V_{REF} \quad (17)$$

By substituting (7), (8), (9) and (17) in (6), we find:

$$V_{REF} = K_R (V_{EB_2} + \frac{R_2}{2R_1} V_T \ln K) \quad (18)$$

With,

$$K_R = \frac{2R_3}{R_2 + 2R_3} \quad (19)$$

If we take into account the input offset voltage  $V_{OS}$ , we have  $V_X = V_Y + V_{OS}$ . Thus the expression of  $V_{REF}$  becomes:

$$V_{REF} = K_R (V_{EB_2} + \frac{R_2}{2R_1} V_T \ln K + \frac{R_2}{2R_1} V_{OS}) \quad (20)$$

As shown in (20) shows that the factor amplifying the input offset voltage is reduced in half in proposed circuit compared to that of the conventional scheme see (1).

Differentiating (19) with respect to absolute temperature yields:

$$\frac{\partial V_{REF}}{\partial T} = K_R \left[ \frac{\partial V_{EB_2}}{\partial T} + \frac{R_2}{2R_1} \ln K \left( \frac{\partial V_T}{\partial T} \right) \right] \quad (21)$$

To achieve a near-zero TC of  $V_{REF}$ ,  $\frac{\partial V_{REF}}{\partial T} = 0$ . Thus,

$$\frac{R_2}{2R_1} \ln K = - \frac{\partial V_{EB_2} / \partial T}{\partial V_T / \partial T} \quad (22)$$

For the CMOS technology used in our design,  $\frac{\partial V_{EB_2}}{\partial T} \approx 1.89 \text{ mV/ } ^\circ\text{C}$ , and by using (2), we have

$$\frac{\partial V_T}{\partial T} = \frac{k_B}{q} \approx 0.0862 \text{ mV/ } ^\circ\text{C}, \text{ from where we get:}$$

$$\frac{R_2}{2R_1} \ln K = 21.9 \quad (23)$$

The value of  $K$  is set to 8, thus:

$$R_2 = 21 R_1 \quad (24)$$

Note that the final values of the resistances calculated by the hand must be adjusted during the design of the circuit to obtain an optimal value of the temperature coefficient of  $V_{REF}$  over the required temperature range.

The minimum supply voltage to ensure proper operation of the proposed circuit and obtain an output voltage reference  $V_{REF}$  less than 1 V with a small variation in the required temperature range is such that the following two constraints are met:

$$V_{DD} \geq V_{REF} + V_{SD_{sat3,4}} + V_{SD_{sat6,7}} \quad (25)$$

And,

$$V_{DD} \geq V_{EB2} + V_{SD_{sat1,2}} + V_{SD_{sat6,7}} \quad (26)$$

Where  $V_{SD_{sat3,4}}$  is the overdrive voltage of  $M_3$  and  $M_4$ ,  $V_{SD_{sat1,2}}$  is the overdrive voltage of  $M_1$  and  $M_2$  and  $V_{SD_{sat6,7}}$  is the overdrive voltage of  $M_6$  and  $M_7$ .

### 3.2. PSRR Analysis

In order to reduce ripple from the supply voltage which directly influences the performance of the PSRR, a pre-regulation stage is added to isolate the supply voltage  $V_{DD}$  from both the supply voltage of the operational amplifier and the supply voltage of the BGVR core generator.

To establish the expression of the PSRR, the high frequency small signal model of the proposed circuit is realised see Figure 5. For the calculation of the PSRR, a similar method to that adopted in [21], is applied. The body effect is ignored and both Q1 and Q2 BJT transistors can be considered as short-circuited.

The voltage  $v_{dif}$  shown in Figure 5 is the small signal part of the differential input voltage of the OpAmp.

We have:

$$PSRR(s) = \frac{v_{dd}(s)}{v_{ref}(s)} \quad (27)$$

Where  $v_{dd}(s)$  is the high frequency small signal part of  $V_{DD}$ ,  $v_{ref}(s)$  is the high frequency small signal part of  $V_{REF}$  and  $s$  is the complex variable of Laplace.

We can write that:

$$PSRR(s) = \frac{v_{dd}(s)}{v_{reg}(s)} \times \frac{v_{reg}(s)}{v_{ref}(s)} \quad (28)$$

Where  $v_{reg}(s)$  is the high frequency small signal part of  $V_{REG}$ . For a simple notation the variable  $s$  is omitted in the voltages symbols.

In the node  $D_3$ , the Kirchhoff's Current Law gives:

$$(g_{m3} + Y_3)v_{reg} + R_2^{-1}v_{d1} = (Y_3 + Y_{11} + R_2^{-1})v_{ref} \quad (29)$$

Where,  $v_{d1}$  is the high frequency small signal part of  $V_{D1}$ , and,

$$Y_3 = g_{03} + C_{ds3}s \quad (30)$$

$$Y_{11} = R_3^{-1} + C_{gd3}s \quad (31)$$

In the node  $D_1$ , the Kirchhoff's Current Law gives:

$$v_{d1} = \frac{(g_{m1} + Y_1)}{(Y_1 + Y_{10} + R_2^{-1})} v_{reg} + \frac{R_2^{-1}}{(Y_1 + Y_{10} + R_2^{-1})} v_{ref} \quad (32)$$

Where,

$$Y_1 = g_{01} + C_{ds1}s \quad (33)$$

$$Y_{10} = R_1^{-1} + C_{gd1}s \quad (34)$$

By substituting (32) in (29), we obtain:

$$\frac{V_{\text{reg}}}{V_{\text{ref}}} = \frac{N_1(s)}{D_1(s)} \quad (35)$$

Where,

$$N_1(s) = (g_{m3} + Y_3) \cdot (Y_1 + Y_{10} + R_2^{-1}) + R_2^{-1} \cdot (g_{m1} + Y_1) \quad (36)$$

$$D_1(s) = (Y_3 + Y_{11})(Y_1 + Y_{10} + R_2^{-1}) + R_2^{-1}(Y_1 + Y_{11}) \quad (37)$$

In the node D<sub>6</sub>, the Kirchhoff's Current Law gives:

$$N_4(s)v_{\text{reg}} = Y_4v_{d4} + Y_1v_{d1} + Y_3v_{\text{ref}} + (g_{m5} + Y_6)v_{dd} + (g_{m6} + C_{gd6}s)v_{g6} + (g_{m5} + C_{gs5}s)v_{g5} \quad (38)$$

Where,

$$N_4(s) = [g_{mT} + Y_T + g_{m5} + Y_5 + Y_6 + (C_{gd6} + C_{gs5} + C_4)s] \quad (39)$$

$$g_{mT} = g_{m1} + g_{m2} + g_{m3} + g_{m4} \quad (40)$$

$$Y_T = Y_1 + Y_2 + Y_3 + Y_4 \quad (41)$$

$$Y_2 = g_{02} + C_{ds2}s \quad (42)$$

$$Y_4 = g_{04} + C_{ds4}s \quad (43)$$

$$Y_5 = g_{05} + C_{ds5}s \quad (44)$$

$$Y_6 = g_{04} + C_{ds6}s \quad (45)$$

$$C_4 = C_{gs1} + C_{gs2} + C_{gs3} + C_{gs4} + C_{bs1} + C_{bs2} + C_{bs3} + C_{bs4} \quad (46)$$

And,  $v_{d4}$  is the high frequency small signal part of  $V_{D4}$ ,  $v_{g5}$  is the high frequency small signal part of  $V_{G5}$  and  $v_{g6}$  is the high frequency small signal part of  $V_{G6}$ .

In the node D<sub>4</sub>, the Kirchhoff's Current Law gives:

$$v_{d4} = \frac{(g_{m4} + Y_4)}{(Y_1 + Y_9)} v_{\text{reg}} \quad (47)$$

Where,

$$Y_9 = (R_2 // R_3)^{-1} + C_{gd4}s \quad (48)$$

In the node G<sub>5</sub>, the Kirchhoff's Current Law gives:

$$v_{g5} = \frac{A_v}{r_{\text{out}}[Y_{\text{out}} + (C_{gd5} + C_{gs5})s]} v_{d1} + \frac{C_{gs5}s}{[Y_{\text{out}} + (C_{gd5} + C_{gs5})s]} v_{\text{reg}} \quad (49)$$

Where,  $A_v$  is the open-loop gain of the opamp,  $r_{\text{out}}$  is its output resistance,  $C_{\text{out}}$  is all capacitance connected from the output of the opamp to ground and,

$$Y_{out} = r_{out}^{-1} + C_{out}s \quad (50)$$

In the node G6, the Kirchhoff's Current Law gives:

$$[Y_b + (C_1 + C_{gd6})s]v_{g6} = C_1sv_{dd} + C_{gd6}v_{reg} + (g_{m8} + Y_8)v_{s8} \quad (51)$$

Where,  $v_{s8}$  is the high frequency small signal part of  $V_{s8}$  and,

$$Y_b = R_b^{-1} + C_{gd8}s \quad (52)$$

Where  $R_b$  represent the output resistance of current source bias network and,

$$C_1 = C_{gs6} + C_{gs7} + C_{bs6} + C_{bs7} \quad (53)$$

$$Y_8 = g_{o8} + C_3s \quad (54)$$

$$C_3 = C_{ds8} + C_{gd7} \quad (55)$$

In the node  $S_8$ , the Kirchhoff's Current Law gives:

$$v_{s8} = \frac{(g_{m7} + Y_7)}{(g_{m8} + Y_8 + Y_7 + C_2s)} v_{dd} + \frac{(Y_8 - g_{m7})}{(g_{m8} + Y_8 + Y_7 + C_2s)} v_{g6} \quad (56)$$

Where,

$$C_2 = C_{gs8} + C_{ds8} \quad (57)$$

By substituting (56) in (51), we obtain:

$$v_{g6} = \frac{N_2(s)}{D_2(s)} v_{dd} + \frac{N_3(s)}{D_2(s)} v_{reg} \quad (58)$$

Where,

$$N_2(s) = C_1s(g_{m8} + Y_7 + Y_8 + C_2s) + (g_{m8} + Y_8)(g_{m7} + Y_7) \quad (59)$$

$$N_3(s) = C_{gd6}s(g_{m8} + Y_7 + Y_8 + C_2s) \quad (60)$$

$$D_2(s) = [Y_b + (C_1 + C_{gd6})s](g_{m8} + Y_8 + Y_7 + C_2s) + (g_{m7} - Y_8)(g_{m8} + Y_7) \quad (61)$$

By substituting (32), (35), (47), (49) and (58) in (38), we obtain:

$$\frac{v_{reg}}{v_{dd}} = \frac{(g_{m5} + g_{m6} + Y_6 + C_{gd6}s)N_2(s)D_3(s)D_1(s)}{D_4(s) - [D_5(s) + D_6(s) + D_7(s) + D_8(s)]} \quad (62)$$

Where,

$$D_3(s) = [Y_{out} + (C_{gd5} + C_{gs5})s](Y_1 + Y_{10} + R_2^{-1})r_{out} \quad (63)$$

$$D_4(s) = N_4(s)D_3(s)D_1(s)D_2(s) \quad (64)$$

$$D_5(s) = D_1(s)D_3(s) \left[ \frac{D_2(s)Y_4(g_{m4} + Y_4)}{(Y_4 + Y_9)} + N_3(s)(g_{m6} + C_{gd5}s) \right] \tag{65}$$

$$D_6(s) = D_1(s)D_2(s)Y_1(g_{m1} + Y_1)r_{out}[Y_{out} + (C_{gd5} + C_4)s] \tag{66}$$

$$D_7(s) = D_1(s)D_2(s)(g_{m5} + C_4s)[A_v(g_{m1} + Y_1) + r_{out}(Y_1 + Y_{10} + R_2^{-1})C_4s] \tag{67}$$

$$D_8(s) = N_1(s)D_2(s) \left\{ r_{out}Y_1R_2^{-1}[Y_{out} + (C_{gd5} + C_4)s] + Y_3D_3(s) + (g_{m5} + C_4s)A_vR_2^{-1} \right\} \tag{68}$$

Note that  $g_{mi}$  represents the small signal source-drain conductance of the MOSFET  $M_i$  and  $Y_i$  represents the equivalent admittance for the shunt connection of the impedance of the capacitor and a resistor.

By substituting (35) and (62) in (28), we obtain:

$$PSRR(s) = \frac{(g_{m5} + g_{m6} + Y_6 + C_{gd6}s)N_2(s)D_3(s)N_1(s)}{D_4(s) - [D_5(s) + D_6(s) + D_7(s) + D_8(s)]} \tag{69}$$

The expression of the  $PSRR(s)$  shows that its transfer function has 7 poles and 7 zeros, and consequently the transient response is convergent and the proposed circuit system is stable.

The expression of low frequency  $PSRR$  is obtained by replacing  $s=0$  in all the terms containing the complex variable  $s$ . Thus,

$$PSRR(0) = \frac{(g_{m5} + g_{m6} + g_{06})N_2(0)D_3(0)N_1(0)}{D_4(0) - [D_5(0) + D_6(0) + D_7(0) + D_8(0)]} \tag{70}$$




Figure 5. High frequency small signal model of proposed sub-1V BGVR

#### 4. SIMULATION RESULTS AND DISCUSSION

The proposed design of sub-1V bandgap voltage reference using the opamp based  $\beta$ -multiplier with resistive division configuration was simulated in 0.18- $\mu\text{m}$  standard CMOS technology using Cadence Virtuoso Spectre Simulator. The proposed circuit generates an output voltage reference  $V_{REF}$  of 634.6mV at 27°C when the supply voltage is set to 1.8V. Figure 6 shows the variation of the output voltage reference

over temperature range  $-40^{\circ}\text{C}$  to  $140^{\circ}\text{C}$  for different values of the supply voltage VDD, the maximum value of the temperature coefficient of VREF is less than  $36\text{ppm}/^{\circ}\text{C}$  with a minimum supply voltage of 1.2V. As it is shown in Figure 7, the DC value of PSRR is  $-93\text{dB}$  when the supply voltage is 1.8V. The measurement line regulation of VREF is  $104\mu\text{V}/\text{V}$  as is it shown in Figure 8. As it is shown in Figure 9, the two input voltages of the opamp have exactly the same value which is equal to  $0.6255\text{V}$  when the supply voltage varies from 1.2 V to 1.8 V and therefore the error introduced by the input offset voltage of the opamp is eliminated.

The layout of the proposed sub-1V bandgap voltage reference circuit is shown in Figure 10. For resistors implementation, the non-silicide P+ poly-resistor type is chosen which has a very low temperature coefficient in order to ensure robustness of the circuit to variations in temperature and voltage. The layout area is  $0.0337\text{mm}^2$ .

Table 1 summarizes performance characteristics of the proposed sub-1V BGVR and comparison with related works is given. As it is shown in Table 1, the proposed circuit provides a high value of the PSRR at high frequencies ranging from 1MHz up to 10MHz, which is significantly higher than the value found in the related work see Table 1.




Figure 6. Simulated temperature dependence of output voltage reference for different values of power supply voltage




Figure 7. Simulated PSRR of the proposed sub-1V BGVR




Figure 8. Simulated line regulation of the proposed sub-1V BGVR




Figure 9. Simulation of the error introduced by input offset voltage of the OpAmp in proposed sub-1V BGVR




Figure 10. Layout of proposed sub-1V BGVR reference

Table 1. Performance of Proposed Sub-1V BGVR and Comparison

Performance	[14]	[15]	[16]	[17]	[18]	This work
Technology (CMOS)	0.09 $\mu\text{m}$	0.13 $\mu\text{m}$	0.18 $\mu\text{m}$	0.18 $\mu\text{m}$	0.5 $\mu\text{m}$	0.18 $\mu\text{m}$
Area ( $\text{mm}^2$ )	0.0137	0.054				0.037
$V_{\text{DD,min}}$ (V)	2.7	0.93	1.2	2.5	1.2	1.2
$V_{\text{DD,max}}$ (V)	3.6	2.0	10	6	3.6	1.8
$V_{\text{REF}}$ (V)	0.21398	0.594	0.681	1.194	0.561	0.6346
TC (ppm/ $^{\circ}\text{C}$ )	6.07	18.2	2.235	6.51		22.3
Temperature operation range ( $^{\circ}\text{C}$ )	-20 to 120	-30 to 80	-50 to 115	-25 to 80	-20 to 120	-40 to 140
Line regulation ( $\mu\text{V}/\text{V}$ )	16,67	35		1143		104
PSRR DC	-82.7 dB	-103 dB	-102.5 dB	-125 dB	-70 dB	-93 dB
	at 100 Hz	at 100 Hz	at 10 Hz	at 10 Hz	at 1kHz	at 10 kHz
PSRR@ 1MHz			>-20dB	-40 dB	>-20 dB	-71 dB
PSRR@ 10MHz						-52.8 dB

## 5. CONCLUSION

In this paper, a novel design of sub-1V bandgap voltage reference circuit with opamp based  $\beta$ -multiplier and resistive divider architecture is proposed. The important contribution of this work is the obtaining of an accurate voltage reference with a high value of the PSRR in a very wide frequency range. The proposed architecture of the voltage divider has made it possible to eliminate the undesirable effect of the input offset voltage of the opamp in order to obtain a very accurate value of the output voltage reference and to improve the DC value of the PSRR. In order to reduce ripple from the supply voltage which directly influences the performance of the PSRR, an improved PSRR scheme is added to isolate the supply voltage source from the supply voltage of the operational amplifier and also the supply voltage of the BGVR core generator which allows improving the value of the PSRR in high frequency. The proposed voltage reference can be used as an internal comparison voltage in LDO regulators.

## REFERENCES

- [1] Suresh Alapati, Patri Sreehari Rao. *A Low Quiescent Current Fast Settling Capacitor-less Low Drop Out Regulator Employing Multiple Loops*. Indonesian Journal of Electrical Engineering and Computer Science (IJECS), Vol. 10, No. 3, pp. 1070-1079, June 2017.
- [2] G.G.Raja Sekhar, Basavaraja Banakara. *Performance of Brushless DC Drive with Single Current Sensor Fed from PV with High Voltage-Gain DC-DC Converter*. International Journal of Power Electronics and Drive System (IJPEDS), Vol. 9, No. 1, pp. 33-45, March 2018.
- [3] Widlar, Robert J. *New Developments in IC Voltage Regulators*. IEEE Journal of Solid State Circuits, Vol. SC-6, pp 2-7, February 1971.
- [4] K.E. Kujik. *A precision reference voltage source*. IEEE Journal of Solid State Circuits 8 (3) p 222-226, 1973.
- [5] Brokaw, Paul. *A simple three-terminal IC bandgap reference*. IEEE Journal of Solid State Circuits, 9 (6), pp 388-393, December 1974.
- [6] B. Song, P.R. Gray. *A precision curvative-compensated CMOS BG reference*. IEEE Journal of Solid State Circuits, 18 (6) p 634-643, 1983.
- [7] Banba, Hironori, et al. *A CMOS bandgap Reference With Sub-1-V Operation*. IEEE Journal of Solid State Circuits, Vol 34, pp. 670-674, May 1999.
- [8] Leung, K.N. and Mok, K.T. *Sub-1-V 15ppm/ $^{\circ}\text{C}$  CMOS Bandgap Voltage Reference Without Requiring low threshold voltage device*. IEEE Journal of Solid State Circuits, 37 (4), pp. 526-529, 2002.
- [9] Ker, M.D., Chen, J.S. and Chu, C.Y. *New Curvative-Compensation Technique for CMOS Bandgap Reference with Sub-1-V Operation*. IEEE Journal of Solid State Circuits and Systems-II: Express Briefs, 53 (8), pp. 667-671, 2006.
- [10] Ripamonti, G., et al. *Low Power – Low Voltage Bandgap References for Flash EEPROM Integrated Circuits: Design Alternatives and Experiments*. Proceedings of ICECS 1999, Vol. 2, pp. 635-638, 1999.
- [11] Jiang, Yuenming, and Lee, Edward. *Design of Low-Voltage Bandgap Reference Using Transimpedance Amplifier*. IEEE Transactions on Circuits and Systems-II, Vol. 47, pp. 552-555, June 2000.
- [12] Annema, Anne-Johan. *Low-Power Bandgap References Future DTMOST's*. IEEE Journal of Solid State Circuits, Vol 34, pp. 949-955, July 1999.
- [13] C. M. Andreou, S. Koudounas, and J. Georgiou. *A Novel Wide-Temperature-Range, 3.9ppm/ $^{\circ}\text{C}$  CMOS Bandgap Reference Circuit*. IEEE Journal of Solid-State Circuits, vol.47, no. 2, pp. 574-581, Jan. 2012.
- [14] Keith R. Francisco and Jefferson A. Hora. *Very Low Bandgap Voltage Reference With High PSRR Enhancement Stage Implemented in 90nm CMOS Process Technology for LDO Application*. IEEE International Conference on Electronics Design, Systems and Applications, 2012.
- [15] Jianhui Wu, Chao Chen, Haifeng Shen, Chen Huang, Hao Liu. *A High PSRR CMOS voltage reference with 1.2V operation*. Analog Integrated Circuits and Signal Processing, Vol. 77, No. 1, pp. 79-86, october 2013.
- [16] Zhou Qianneng, Xue Rong, Li Hongjuan, Lin Jinzhao, Li Qi, Pang Yu, Li Guoquan. *A Low-Voltage High PSRR and High Precision CMOS Bandgap Reference*. TELKOMNIKA Indonesian Journal of Electrical Engineering, Vol. 12, No. 5, pp. 3832-3840, May 2014.

- [17] Xiuhan Li and Hanru Zhang. *A High PSRR Voltage Reference for High Efficiency Power Management Circuits of MEMS Energy Harvesters*. Journal of Applied Science and Engineering, Vol. 17, No.2, pp. 111-116, 2014.
- [18] Yun-wu Zhang, Jing Zhu, Wei-feng Sun, Guodong Sun, Sheng-li Lu. *A novel sub-1V bandgap reference with offset compensated techniques*. Analog Integrated Circuits and Signal Processing, Vol. 78, No. 2, pp. 391-397, February 2014.
- [19] Behzad Razavi. Design Of Analog CMOS Integrated Circuit. Second Edition, 2017 by McGraw-Hill Education.
- [20] Phillip E. Allen, Douglas R. Holberg. CMOS Analog Circuit Design. Second Edition, February 2002.
- [21] G. Giustolisi, G. Palumbo. *A Detailed Analysis of Power Supply Noise Attenuation in Bandgap Voltage References*. IEEE Transactions On Circuits and System-I: Fundamental Theory and Applications, vol. 50, No. 2, p. 185-197, February 2003.

## BIOGRAPHIES OF AUTHORS



Anass Slamti received the Master Degree specialized in Sciences of Computer and Systems from the SMBA University, Fez Morocco in 2009. Since 2010, he works as a teacher of physics in secondary education qualifying. His current research interests in analog and mixed integrated circuits. Currently he prepared the PhD Thesis in integrated power supply circuits for smart handhelds devices.



Youness MEHDAOUI received the PhD Thesis in electrical engineering from the SMBA University, Fez Morocco in 2014. His current research interests in signal processing, embedded systems, analog and mixed integrated circuits.



Driss Chenouni received the Ph.D. degree in physics from the University of Montpellier II, France, in 1989, and the State Doctor's degree from the University of Fes, Morocco, in 1996. He is currently a Lab director of computer and interdisciplinary physics (L.I.P.I), at (E.N.S.F), and a Director of the Ecole Normale Supérieure at Sidi Mohammed Ben Abdellah University (USMBA), Fez, Morocco. His current research interests include Multi-Agent systems, Enterprise Architecture, Modeling, Web services, Autonomic computing, image processing and indexation of old manuscripts.



Zakia Lakhliai received the Ph.D. degree in physics from the University of Montpellier II, France, in 1987, and the State Doctor's degree from the University of Fes, Morocco, in 1996. She is currently a member of Lab of computer and interdisciplinary physics (L.I.P.I), at (E.N.S.F), and a Professor in the Superior School of technology (E.S.T.F.) at Sidi Mohammed Ben Abdellah University (USMBA), Fez, Morocco. Her current research interests signal and image processing, analog and mixed integrated circuits.