Timing violation reduction in the FPGA prototyped design using failed path fixes and time borrowing techniques

Salahuddin Savugathali, Muslim Mustapa, Mohammed Sharazel Razali, Fazrul Faiz Zakaria


A fascinating property of a latch-based design is that the combinational path delay is allowed to be longer than the clock cycle as it can borrow time from the shorter paths in the subsequent logic states. Time borrowing technique is a common method used to satisfy timing violation in an FPGA prototyped design. The purpose of this paper is to review the current methodology involved in SoC design prototyping using a Synopsys Protocompiler and HAPS-80 platform and propose an approach by fixing the failed path in a latch due to the gated clock conversion (GCC) process during the synthesis stage which could lead to the timing violation. Two techniques are applied in this paper namely time borrowing technique and our proposed technique, Failed Path Fixes to reduce the timing violation in the FPGA prototyped design. The result shows that the applied techniques are able to close the timing violation in the design with an average of 90% improvement.


FPGA, FPGA Prototyped Design, Failed Path Fixes on Latches, Gated Clock Conversion, Timing Violation, Time Borrowing

Full Text:


DOI: http://doi.org/10.11591/ijeecs.v14.i2.pp628-636


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

shopify stats IJEECS visitor statistics