

Design and implementation of embedded concurrent laser missile jammer system using FPGA

Chin Beng. Lim, Muataz H. Salih

School of Computer and Communication Engineering, University Malaysia Perlis (UniMAP), Malaysia

Article Info

Article history:

Received Sep 14, 2018

Revised Nov 25, 2018

Accepted Dec 8, 2018

Keywords:

Field programmable gate array

Missile jamming

Real time system

Spatial parallelism

ABSTRACT

In real time system, every second takes into count as any extra delay could cause critical consequences. Nowadays, almost every system involving multiple data processing. To handle multiple data at the same time, spatial parallelism is required to enhance system performance and provide multitasking feature. Currently, frequency jamming system only can jam one signal at a time. When it comes to missile jamming, the delaying in processing the frequency could cause serious impact as there will be multiple missiles launched to hit a target. These missiles just need few seconds to hit the target within range. Laser missile jammer is designed, which can jam multiple missiles at a time from different directions. The potentials of Field Programmable Gate Array (FPGA) and spatial parallelism is used in this system, to enhance the performance of the system by increasing operating frequency, system throughput, decreasing system cost, power consumption of the system, and get lower complexity. Quartus II version 14.1 is used in this project as a development CAD tool, the entire system implemented on FPGA DE1-SoC board. Also, other components such as Laser Detector, Laser Transmitter, and monitoring screen is integrated with the board. A signal emulator module was designed, to generate signals for on-board self-testing purpose, this system can detect the frequency of laser missile and create an over-powered signal with similar frequency to jam the missile(s) through diffused plates. All the results are shown on control display. This system had achieved a better throughput and lower complexity in terms of less resource usage (3153 Logic Elements) and high operating frequency (up to 1.6 GHz).

Copyright © 2019 Institute of Advanced Engineering and Science.
All rights reserved.

Corresponding Author:

Lim Chin Beng,

School of Computer and Communication Engineering,

University Malaysia Perlis (UniMAP),

02600 Pauh Putra, Perlis, Malaysia.

Email: j-mes@hotmail.my

1. INTRODUCTION

A jamming system is defined as a system that has the ability to disturb communication between devices by preventing receiver to receive sender's signal. There were many usages of frequency jamming. Police and military could use frequency jamming to disturb the communication between the opponents while terrorist can use frequency jamming to prevent people from calling help from police and etc. [1].

Another major usage of frequency jamming is to jam missile(s) launched from the opponent to avoid protected target from being destroyed or to protect certain important person from being attacked. In this project, a laser missile jamming system will be designed, which has the ability to jam guiding signal of multiple missiles launched from attacker and leading the missile(s) away from the target [2].

The jamming of the missile consists of two parts, which is to disturb the ranging guidance system from the attacker and to jam the launched missile by frequency jammer. In order for a missile to be fired, range have to be first determine by using laser. The disturbance of the range guidance will cause difficulty

for enemy to release the missile and giving the jamming system a chance to detect the position of the fighter jet [3, 4].

While frequency jammer is used to disturb any transmission of a signal, including the ranging guidance [5]–[6] signal and missile directional signal [7] through the use of over-powered signal in the same frequency. It will first detect the frequency of the laser signal from the fighter jet, after analyzing the signal, frequency jammer will then send an over-powered signal with the same frequency to lead the missile away from the protected target [8, 9].

2. RESEARCH METHOD

According to our research, current frequency jammer [10] only able to jam a signal at a time. When it comes to missile jamming, even a small delay will cause serious consequences. In order to solve this issue, a concurrent laser missile jammer is designed, and this laser missile jammer will have the ability to jam multiple signals at the same time. In order to achieve this purpose, spatial parallelism [11] is used in this project. Besides spatial parallelism, the internal clock frequency of DE1-SoC board [12] had been increased using Phase-Locked Loop (PLL) [14], to further enhance the system performance and improve the accuracy of the detected frequency. Further details of PLL will be discussed in this section. However, there were still many steps needed in order to design this concurrent laser missile jamming system, and all these will be explained in details throughout this section [13-14].

2.1. Flow of the System

Basically, the system continuous reading input from surrounding, by using signal detector. If there is any signal detected, the system will perform counting operation, for every pulse detected from the surrounding the system counts once, and the total counts within one operating clock is used to calculate the frequency of the detected signal.

After obtaining the details of the detected signal, the system will then generate another overpowered signal, with similar frequency and modulation of the detected signal to take over the control of the missile, leading the missile away from the protected target. It is noted that the performance of the system is highly related to the operation of the system in and out through the memory. Therefore, Input Data Buffer [15] is used to store temporary data, such as details of the detected signal. By using this method, the operation time of the system can then be reduced since the system no longer need to interface with the memory in this case in order to use the data for further operation.

The final step of this project is to apply spatial parallelism to the system. Since there might be multiple missiles launched to hit a target, therefore the system should be able to perform every operation, without unnecessary delay. While more details of spatial parallelism will be further discussed in the next section.

2.2. Top Level Design

Nowadays, embedded system is getting more complex and complicated. Due to this, it is very difficult for designer to design the whole design in one-piece. The solution is to design the entire system in top level of abstraction, which separates the system into several parts, each part consists of its own specific functionality [16]. The main code then connects each and every block of module, or component to form a complete system. As compared to low level abstraction design, top level design has a lot of advantages in terms of reducing circuit complexity, at the same time, do not decrease the functionality of the whole system. Moreover, designing the system in top level also helps in debugging whenever error occurs. This is very important as finding a small error in a large system is exclusively difficult.

Figure 1 shows the top level design view of the laser missile jammer system. As shown in the Figure 1, there were test module, which consists of signal emulator and signal receiver, just to test the performance of the jamming system. While the jamming system consists of 4 processing units, which continuous receive signal from surrounding. Whenever the system receives any signal(s), the system will determine the frequency of the signal and send another over-powered signal with similar frequency to diffused plate to lead the missile away from the protected target.

There was also conversion module inside the jamming system, just to decode the signals into presentable data so they can be shown on the display module. This system provides several display models. Thus, user could select to show the data on seven segments, Liquid Crystal Display (LCD) or even monitoring screen by using Video Graphics Array (VGA).




Figure 1. Top level design of the concurrent laser missile jammer system

2.2.1 Test Module

There were Signal Emulator and Signal Receiver inside this test module. Signal Emulator is to generate several of required frequencies for system testing purpose. The system should be able to react and perform required operation whenever signal is generated from this module. Besides that, this signal emulator also able to generate multiple signals at the same time through different directions, to demonstrate the situation, and analyze the performance of the jamming system, when multiple missiles are sent to hit the target. While Signal Receiver is used to verify the performance of the system, by checking the signal(s) generated from the jamming system.

2.2.2 Conversion Module

Conversion Module is used to convert zeros and ones from binary data into presentable data. Binary data will first be converted to Binary Coded Decimal (BCD) by using shifting technique, this BCD data will then be converted to Seven-segment code and American Standard Code for Information Interchange (ASCII) to be used in display module.

2.2.3 Display Module

As discussed in above, user could select 3 types of display as they wish, which is Seven-segment display, LCD display and monitoring screen by using VGA. Whichever the display model is, real time data from the system will be shown. For LCD and monitoring screen, we separated the display into 4 quadrants, status from 4 platforms will be concurrently showing on the screen. While for seven-segment, it can only show status of one platform at a time. User could change the platform on seven segments easily by pressing a push button.

2.2.4 Processing Units

Processing Units are the main module in this system. There were 4 processing units working concurrently in this system, which has the function to detect any signal transmit towards the target, determine the frequency of the detected frequency and generate another over-powered signal to the diffused plates to lead the missiles away from the protected target. Figure 2 shows the lower level view of processing unit. As shown in the Figure 2, each processing unit consists of several sub-modules, to provide the processing unit different functionality. The description of each sub-module as follows.

a) Phase Locked-Loop (PLL)

PLL is used in the system, to increase the operating frequency of pulse detector, to improve the accuracy of data out from pulse detector.

b) Pulse Detector

Pulse Detector is used to detect signal from surrounding and for every pulse-in, the counter increment by one, providing the output of total operating per detected pulse to the system. Figure 3 shows the relationship between detected pulse and operating clock.

c) Clock Generator

Clock generator is used to generate multiple clock signals, with different frequency for different module's usage.

d) Input Data Buffer (IDB)

It is well known that the performance of the system is highly related to the accessing time of the system to the memory. In order to further enhance the performance of the system, IDB is used, just to temporary store the data of the detected frequency, so the system do not have to access the memory all the time.

e) Frequency Calculator

By using the output from pulse detector, frequency calculator could calculate the frequency of the detected signal, by using formula below:

$$f_d = \frac{f_o}{N} \tag{1}$$

- Where f_d = Detected Frequency
 f_o = Operating Frequency
 N = Total operating clock per pulse detected

f) Pulse Generator

Generate pulses by using calculated frequency.




Figure 2. Lower level design view of processing unit




Figure 3. Relationship between detected pulse and operating clock

3. RESULTS AND ANALYSIS

By using Methodology stated above, we had built our system and below are the results:

3.1. Components Testing

Before the system build, components have to be tested first. There were 2 types of components used in this system, which is laser transmitter and laser receiver. Figure 4 shows the testing of laser transmitter with 50kHz pulses provided. Noted that the laser light is blinking in high speed (50,000 times per second), therefore we could not see it with naked eyes.

Next, we connect laser receiver to the oscilloscope, to test the reaction of the laser receiver with respect to the frequency transmitted by laser transmitter. Figure 5 shows the initial condition of laser receiver, without receiving any signal while Figure 6 shows the reaction of laser receiver with respect to 10kHz frequency transmitted by laser transmitter.




Figure 4. Laser transmitter testing with 50kHz frequency




Figure 5. Laser receiver testing (without input signal)




Figure 6. Laser receiver testing (with 10kHz input signal)

3.2. Single Processing Unit Design Testing

After the components had been tested and the result was satisfied, we start to design our main processing unit. This single processing unit is then being tested using internal signal provided from board, then proceed with external signal from function generator. Figure 7 shows detected frequency by the board, with respect to the external signal, 80kHz provided by function generator. Next, the system is then tested by interface the laser detector to the board. Figure 8 shows the reaction of the board towards 80kHz provided by laser transmitter.



Figure 7. System reaction towards 80kHz provided by function generator

3.3. Applying Spatial Parallelism

After every result had been satisfied, is time to apply spatial parallelism to the system. The processing unit is then being duplicated into 4, each of them is then doing its operation by itself. For easy design and illustration purpose, DE2 board had been used and the status of each platform is shown in the LCD screen and seven segments on DE2 board. Noted that the LCD screen is divided into 4 segments, concurrently showing the status of each platform, while seven segments are only able to show one status at a

time. User could change the display to other platform just by pressing push button. Figure 9 shows the LCD screen and the seven segments after applying spatial parallelism to the system.




Figure 8. System reaction towards 80kHz provided by laser transmitter



Figure 9. After applying spatial parallelism

3.4. VGA Interface

After spatial parallelism successfully implemented in DE2, the results are then being display in monitoring screen concurrently using VGA, since the main board, DE1-SoC did not have built-in LCD screen. As can be seen in Figure 10, the monitoring screen is separated into 4 segments, each showing the status from different platforms.




Figure 10. Results display on monitoring screen

3.5. Prototype Interface

The last step is to interface the design with prototype. Figure 11 shows the designed prototype for this project. This prototype is designed in such a way that simulate 4 missiles are to be launched to hit the target in the middle. The jamming system consists of 4 laser detectors as well as 4 laser transmitters. Laser detector to detect the frequency of laser transmit in that direction and generate a jamming signal with similar frequency using laser transmitter.



Figure 11. Prototype of the system

3.6. Discussion

In order to jam a missile, the system would need to detect the frequency of the missile and generate another over-powered signal with similar frequency. By sending this frequency through diffused plate, the missile will choose to follow the higher power's signal, which is transmitted by the jamming system. Hence the missile can then be lead to other location away from the target. However, this project is just to detect the frequency from the missile and generate another over-powered signal with similar frequency. The diffused plate control did not take into consideration due to the time and resource constraint.

4. CONCLUSION

The Concurrent Laser Missile Jammer System had been successfully designed and implemented on DE1-SoC board. The result of this system was satisfied and achieved a very good performance and throughput. However, as mentioned in the discussion, it still can be enhanced and completed by taking the diffused operation into consideration, which can be considered as future work.

ACKNOWLEDGEMENTS

The authors would like to thank the Ministry of Education Malaysia (MOE) for providing the FRGS research grant (Grant no. 9003-00474) and School of Computer and Communication Engineering, University Malaysia Perlis (UniMAP) for support.

REFERENCES

- [1] O. F. Yousif, M. H. Salih, L. A. Hassnawi, M. A. M. Albreem, M. Q. Seddeq, and H. M. Isam, "Design and implementation computing unit for laser jamming system using spatial parallelism on FPGA," IEEE 2015 Int. Conf. Signal Image Process. Appl. ICSIPA 2015 - Proc., no. 9003, pp. 38–43, 2016.
- [2] O. F. Yousif, M. H. Salih, L. A. Hassnawi, M. A. M. Albreem, M. Q. Seddeq, and H. M. Isam, "Design and Implementation Computing Unit for Laser Jamming System using Spatial Parallelism on FPGA," no. 9003, 2015.
- [3] "multiprocessing - Main difference between Shared memory and Distributed memory - Stack Overflow." [Online]. Available: <http://stackoverflow.com/questions/36642382/main-difference-between-shared-memory-and-distributed-memory>.
- [4] "Aerospaceweb.org | Ask Us - Missile Guidance." [Online]. Available: <http://www.aerospaceweb.org/question/weapons/q0187.shtml>.

[5] “Log Distance Path Loss or Log Normal Shadowing Model – GaussianWaves.” [Online]. Available: <http://www.gaussianwaves.com/2013/09/log-distance-path-loss-or-log-normal-shadowing-model/>. [Accessed: 12-May-2017].

[6] Y. T. Zhao, Y. A. Hu, and Y. A. Zhang, “Design and simulation of an optimal guidance law for ship-air missile based on interception point prediction,” Proc. 2011 Chinese Control Decis. Conf. CCDC 2011, pp. 3647–3652, 2011.

[7] M. Liu, L. Mao, and C. Zhu, “Research on Application of Nonlinear System in Communication Jamming,” pp. 70–73, 2013.

[8] X. He, J. Zhu, J. Wang, D. Du, and B. Tang, “False target deceptive jamming for countering missile-borne SAR,” Proc. - 17th IEEE Int. Conf. Comput. Sci. Eng. CSE 2014, Jointly with 13th IEEE Int. Conf. Ubiquitous Comput. Commun. IUCC 2014, 13th Int. Symp. Pervasive Syst, no. 9140, pp. 1974–1978, 2015.

[9] Q. Jia, Z. Huang, X. Zhang, X. Zheng, and H. Wang, “A multiple FPGAs cascade method in countermeasure of laser high repetition frequency jamming,” Proc. - 2015 8th Int. Congr. Image Signal Process. CISP 2015, no. Cisp, pp. 1126–1130, 2016.

[10] N. Deak, T. Gyorfi, K. Marton, L. Vacariu, and O. Cret, “Highly Efficient True Random Number Generator in FPGA Devices Using Phase-Locked Loops,” 2015 20th Int. Conf. Control Syst. Comput. Sci, pp. 453–458, 2015.

[11] Fengjie Yee, Muataz H. Salih, Zheng Ng, Torry Kho, Yan San Woo and Janice Jia Min, " Design and Implement Active Embedded Robot Tracking system using FPGA for Better Performance", 2016 3rd International Conference on Electronic Design (ICED), 11th-12th August 2016, Phuket, Thailand.

[12] Leonardo Acho, “Iterative Learning Control for homing guidance design of missiles, Defence Technology, Elsevier, vol. 13, pp. 360–366, 2017.

[13] Muataz H. Salih, R. Badlishah Ahmed, L.A. Hassnawi, R. Kh. Al-Janabi and Omar. F. Yousif, “New Embedded Computing Architecture using Heterogeneous Processors for Fast Processing and Lower Complexity”, ARPN Journal of Engineering and Applied Sciences, VOL. 9, NO. 12, DECEMBER 2014.

[14] Yan San Woo, Muataz H. Salih, , Torry Kho, Fengjie Yee, Janice Jia Min and Zheng Ng, " Enhance Implementation of Flying Robot Auto-Navigation System on FPGA for Better Performance", 2016 3rd International Conference on Electronic Design (ICED), 11th-12th August 2016, Phuket, Thailand.

[15] “Archive @ Www.Terasic.Com.Tw.”, 2018.

[16] Noor Aldeen A. Khalid and Muataz H. Salih, “Design And Implementation Of Embedded Tracking System Using Spatial Parallelism On Fpga For Robotics”, ARPN Journal of Engineering and Applied Sciences, Vol. 12, No 23: 2017.

BIOGRAPHIES OF AUTHORS

	<p>Lim Chin Beng received B.Eng.(Hons) Computer Engineering (2017) in Universiti Malaysia Perlis. Join Intel Microelectronics (M) Sdn. Bhd in 2017 as Pre-Silicon Verification Engineer. Currently pursuing Master of Engineering in Computer and Microelectronic System at Universiti Teknologi Malaysia.</p>
	<p>Muataz H. Salih received the B.Sc. and M.Sc. degrees from the Department of Computer Engineering from University of Technology, Baghdad, Iraq, in 1998 and 2002, respectively. In September 2013, he earned a PhD degree in Computer Engineering, with specialization in FPGA Embedded Multiprocessor SoC. From Sept. 1998 to March 2003, he was a research engineer in Military Industrialization Corporation of Iraq. From Oct. 2003 to June 2008, he was a lecturer and manager of engineering faculty's LABS in the faculty of Engineering of Al-Kalamoon private university, Syria. From July 2008 to July April 2011, he was a Researcher at Underwater Robotic Research Group at USM. Currently, Nov. 2013, he is a Senior lecturer at UniMap, Malaysia. He is SMIEEE, CEng, MIET and SMIACSIT Senior Member. His research interests on designing digital systems using FPGA technology, embedded systems, computer system architecture, microprocessor architecture, active jamming system for laser missiles and M2M.</p>